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ABSTRACT 
The objective of this work is to make an original con­
tribution to the knowledge about general purpose interface 
processors for loop connected data communication systeas. 
Specifically, three of the research goals are (1) to discover 
critical parameters in interfacing such a system, (2) to de­
termine a near optimum organization for an interface process­
ing unit, (3) to demonstrate on a general and detailed basis 
that such a system is feasible. 
The results of the research goals are: (1) Critical 
parameters in tke systea are found to be the processing ratas 
for the various table matches; this problem was solved by a 
processor specially developed for high speed sequential table 
searching operations. (2i The interface is organized as a 
multi-processor system which has three small processors work­
ing concurrently for different interfacing problems. (3) 
Feasibility of such a system is demonstrated in two ways: a) 
general discussion of the system at the block diagram and 
flowchart levels; b) detailed discussion of tie system. 
1 
INTRODOCTION 
A computer network is an interconnected set of dependent 
or independent computer systems which communicate with each 
other in order to share certain resources such as programs or 
data. There are two major capabilities desirsd in a data 
network. One is load sharing which is the ability to take a 
given work load and to distribute it among ths computers of a 
network in order to make efficient use of the resources of 
the network. The other is program sharing which is the 
ability to allow data to be sent to a system at which a 
desired program is resident. 
The techniques involved in achieving these two major 
requirements on a computer network are greatly dependent on 
the data communication link topology. Ths simplest kind of 
data communication link is called a point-to-point link as 
shown in Figure 1. Figure 2 and Figure 3 show two other 
communications link topologies; a nonswitched multipoint 
system and a switched system. The multipoint link system 
connects more than two stations together. The switched link 
system allows communication between pairs of stations which 
are temporarily connected in a point-to-point fashion by ths 
switching facility. These three basic link configurations 
are currently used to construct complex communications 
networks, in which interconnections are achieved by allowing 
the stations to have both transmission and receiving capabil-
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ities. 
To increase the potential capability of a network, tem­
porary point-to-multipoint connections are required 
occasionally. This is not generally possible in a switched 
system operating on a point-to-point fashion, When the num­
ber of stations connected to the system increases linearly, 
the complexity of control functions on the central switching 
device grows exponentially to provide for all the possible 
connections of the stations. Due to these reasons, the cen­
tral switching device of the switched system is not economi­
cally feasible when the control functions become complex, 
A possible approach to provide the same capabilities as 
the switched system, using a central device, is a loop 
topology technique. The control function of the complex 
central switching device is to be broken into two parts; one 
for the communication lins control and the other for 
interfacing problems. The line control functions of the loop 
are assigned to the repeater and a master repeater and the 
switching control functions are distributed over the 
interfaces, as shown in Figure 4. The control functions of 
the complex central switching device are moved to the 
interface and the line controller. This allows a complex 
switched communication system to bs physically implemented 
using a closed loop connecting each station together through 
a locally owned interface. 
repeater 
repeater 
master 
repeater 
Figure U» 
interface 
repeater 
attached 
devices 
h loop connected system. 
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In a university environment, an experimeatal communica­
tion loop for computer access should have the following 
characteristics. 
1. A given station must be able to access any other 
station on the loop. 
2. The data loop should be constructed to have enough 
bandwidth to meet the user's needs. 
3. The initial cost of the data loop should be kept to 
a minimum. 
4. The incremental cost of adding stations to the ex­
isting loop should be modest. 
5. The data loop mast be reliable. 
In January 1973, the Ï.S.O. Computation Center and the 
I.S.U. College of Engineering undertook a development project 
to provide a local high speed recirculating data network 
which is formed by interconnecting various sizicomputers, 
teletype compatible devices and data collection devices 
throughout the engineering college buildings as one loop. 
The purpose of this loop is to share computing power and sec­
ondary storage facilities among the various research and lab­
oratory facilities that may exist in the engineering 
departments. Currently, two repeaters, one master repeater 
and three interface processors are being constructed to fora 
a loop with three stations. The loop will be ready for 
testing some time before summer, 1975. The plan may be ex­
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panded to the whole Iowa State Oniversity campus connecting a 
number of loops tied together. 
In conjunctiDn with the project, this dissertation 
describes the following thrse research goals pursue! for 
making an original contribution to the knowledge about gener­
al purpose interface procsssors for loop connected systems. 
1. discover critical parameters in interfacing such a 
system. 
2. determine a naar optimum organization for an 
interface processing unit. 
3. demonstrate on a general and detailed basis that 
such a system is feasible. 
The results of the research goals are discussed in the 
following ways. 
1. The discovered critical parameters are examined and 
their impact on the system are evaluated. 
2. The determined organization is justified and evalu­
ated for a near optimum organization which satisfies 
three of the initial design goals: a) high speed; b) 
low cost; c) system flexibility, 
3. Feasibility cf such a system is discussed in two 
ways: a) general discussion of such a system in block 
diagram and flowchart level; b) detailed discussion of 
the system. 
? 
REVIEW OF LITERATURE 
A data network which consists of a namber of clossi 
loops around which data circulate was discussed by Pierce (1) 
and Kropfi (2), The network used asynchronous multiplexing, 
buffered switching and a distributad control system. In this 
loop switching system, asers are connected to the network by 
stations which are interconnected by a local Loop 
transmission line. An experimental network has been imple­
mented by interconnecting two laboratory coaputers through an. 
addressed block data transmission system consisting of a 
single loop. The actual hardware and operations of ths 
network is discussed in a paper by Coker (3) . 
There are several communication networks being developed 
and constructed following the loop technigue. One of these 
is the Distributed Computing System (DCS) developed at the 
University of California, Irvine by Farber et al. (4), (5), 
(6) , (7) . The main objective of the DCS is to provide reli­
able, fail-soft service at relatively low cost to a large 
class of users with modest requirements. The distributed or­
ganization of this system incorporates redundancy and 
isolation in both the hardware and software. Reliability is 
achieved by minimizing the probability of a total system 
failure, using isolation and keeping local failures from 
spreading and causing a global failure, and using redundancy 
to negate the effects of local failures. 
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Tha DCS hardware system is a collection of computing 
system components connected to a digital communication ring 
by ring interfaces. The communication ring serves as a 
unidirectional information path and tha ring iaterfaces 
assist in information routing. The DCS software system is 
process oriente!, that is, all activities are carried out by 
processes rather than physical hardware address. 
A packet switching data communications network is being 
developed at the National Security Agency for resource shar­
ing and the future development of distributed processing and 
filing systems by Massing et al. (8) . The design goal of 
this system is to interconnect a large, hataroganeous group 
of computers, batch terminals and conversational terminals to 
form a general purpose network of computing resources. This 
system consists of three nodes situated around each of two 
concentric rings running in opposite directions. This ar­
rangement provides for redundancy in the network to protect 
the ring connectivity. The ring interface at each node is a 
hard-wired device called a Network Interface Port (NIP) . 
This NIP in turn interfaces to a minicomputer which is re­
sponsible for network protocol and activities on the one 
hand, and for interfacing some device or devices to tha 
network on the other. 
Hayes (9) studied tha performance of an axperinantal 
computer communication network which is currently being de-
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signed and built at Bell Labs, Tks network consists of 
synchronous digital transmission lines connected in loops to 
a central switch. Oser traffic enters the system through 
Bultiplesers connected to the synchronous lines. The central 
switch has the two-fold function of routing and controlling 
traffic. The system consists of several loops connected to a 
central switch. The system is accessed through a Terminal 
Interface Unit (TIO) which is connected between the user 
terminals and the loop. In addition to forming an interface 
between the user and the loop, the TIO also does signaling 
which plays a role in switching calls and controlling the 
traffic flow. 
All of the loop systems mentioned rely on the Bell 
System T1 carrier technology. The T1 carrier is a Pulse Code 
Modulated (PCM) repeaterized voice channel system designed 
for high grade long distance communications. Because 
transmission in this system is digital it lends itself well 
to high speed data communication applications. 
There are two common techniques which are used for 
achieving multiplexing on a loop connected system. These are 
Demand Multiplexing (DM) and Synchronous Time Division 
Multiplexing (STDM). In STDM each terminal is assigned a 
time slot which recurs periodically. The terminal may 
multiplex data into its dedicated slot and/or receive data 
only from this time slot. In contrast, for D!î, data is 
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multiplexed on the line asynchronously into unoccupied time 
slots. If a terminal has a message to transmit to the net, 
it inserts the message into the first empty slot. The delay 
performances of these tso techniques are compared by Hayes 
(9) . His simulation results on the Bell Labs loop connected 
system show that DM is superior to STDtl in terms of delay 
performances. 
In any of these system using a loop topology, the number 
of interconnections regwirel to allow each terminal to 
communicate with any other terminals is minimized. In addi­
tion to this obvious advantage, another benefit is present 
since the number of nodes on a loop may be increased with no 
significant increase in line requirement. Routing is also 
considerably simplified because any node can reach any other 
node directly, as long as there is sufficient redundancy to 
keep the loop intact. 
RESEARCH PROJECT OVERVIEW 
The high speed data network is a recirculating data 
communications system formed by connecting liae repeaters 
along the line. One of these repeaters is the master 
repeater which is a line controller as well as a general 
repeater. The functions and the design of these repeaters 
and the master repeater has been described by Koenck (10). 
However, some of the features involved in the repeaters and 
the master repeater mast be introduced briefly for discussing 
the interfacing problems. 
The network is implemented using two shielded, twisted 
pairs for the transmission line forming a closed loop. Each 
twisted pair is used as a transmission path so that the one 
cable can have transmissions going in either direction de­
pending on the physical environment. The signal frequency on 
this transmission line has been set at 1,544 MHz which makes 
the net compatible with the Bell T1 carrier system. This 
allows the loop to be extended for long distance coamunica-
tion by inserting T1 repeaters at regular intervals on the 
transmission line. 
The information passing along the net can be thought of 
as a string of binary values. This string of bits is logi­
cally thought of as being divided into 'slots' of 150 bits 
each. The information that is represented by the bits in a 
slot will be called a 'message'. A slot is farther broken 
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into 16 pieces. Each of these pieces begins with two charac­
ter synchronization bits '10' followed by an sight bit data 
byte. The two synchronization bits at ths beginning of each 
byte are used by the repeater to insure correct assembly of 
the signal from the line. rhey are inserted by the repeater 
as the data is put on the line and are stripped off by the 
repeater before it passes the data to the interface. 
Therefore, a byte, within the interface, consists of 8 bits 
and the basic message, a time slot, consists of 15 bytes of 3 
bits each as shown in Figare 5. 
PRC 10 bytes data SEQUENCE SOURCE DEST. OP CODE STATUS 
direction of data flow 
Figure 5. Organization of a time slot. 
The first incoming byte of a time slot is the STATUS 
byte containing flags which indicate the status of the time 
slot and the following OP CODE byte specifies the type of 
message represented by the slot. Depending upon the OP CODE, 
the DEST byte can indicate a physical device aiicess oc a 
process name, defined on the net, to which the message is di­
rected. The SOURCE is the sender identification indicating 
where the message originated. The SEQUENCE byte is used to 
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provide sequencing information to the receiver. Tha follow­
ing ten bytes are the actual data and the last byte, the 
Polynomial Redundancy Check byte, is used for detecting 
transmission errors between the previous repeater and the 
current repeater station. 
The loop has 32 of these 160 bit slots ii continuous 
circulation, carrying information from one noie to another. 
Also, there is a master synchronization slot, two bytes in 
length, consisting of a binary 1 followed by 19 zeros. This 
master sync pulse is generated in the master repeater and is 
sent along the net to synchronize the repeaters signalling 
the beginning of the 32 time slots. This amounts to a total 
capacity of 514 bytes or 514 0 bits, in continuous circalatioa 
along the loop. Since the data rate of the loop is fixed at 
1.544 Hhz, the total loop delay amounts to 3.3 ms. That is, 
a message originating from a node will be returning to the 
original sender in 3.3 ms. 
Up to 16 repeaters will be provided on the net and these 
repeaters obtain their operational power directly from the 
line that provides the data path. In this way, the operation 
of the net is independent of the local power condition of any 
repeater station. 
The repeater also has the following functions as well as 
those already described: 
1. Regenerate the incoming data after it has been 
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distorted by noise and attenuation on ths transmission 
line. 
2. Keep count of bytes passed so that tiae division 
multiplexing can be implemented. 
3. Supply enough delay that a whole time slot can be 
held in the repeater. 
U. Control transmission errors. 
5. Recognize when the net is in test condition and in­
dicate when errors have occurred during the test. 
6. Provide data paths so that a message can ba either 
received or transmitted at each interface. 
7. Transform the coded signal from the line to a binary 
code. 
8. Generate a clock signal from the incoming coded data 
stream. 
9. Transmit the binary data back to the line in the 
phase code used on the line. 
In addition to the functions of a repeater, the master 
repeater also has following functions: 
1. Generate master sync pulses. 
2. Buffer the incoming messages to alio* for variable 
amounts of delay on the line. 
3. Log and display occurrences of errors on the line. 
4. Generate and check start-ip test patterns. 
5. Indicate line failures. 
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Connected to each of these repeaters and to the master 
repeater is a general purpose interface. The general purpose 
interface has baea designed with three goals in mind: 1) high 
speed 2) low cost 3) system flexibility. The interface is a 
hardware unit through which a device attached to the 
interface can communicate with any other devices or processes 
which are currently active on the net. Directly connected to 
each interface is a combination of devices such as 
teletypes (TTY), line printers, card readers, CRT displays 
and/or a minicomputer. Since these devices and the interface 
require an external source of power, they may fail to operate 
locally. However, this local power failure will not cause 
the complete loop to fail as the repeaters are powered inde­
pendently from the line itself. Pictorially, the loop may be 
viewed as in Figure 6. 
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Figure 6. The ISC high speed data net. 
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THE INTERFACE 
Problem Considerations 
Each repeater lias a 9 bit binary counter for counting up 
to 512 characters and a 4 bit binary counter for counting tan 
binary bits. The two byts master synch pulses generated by 
the master repeater reset these counters to establish the 
repeater synchronization. The low order four bits of the 
character counter indicate the current message byte and the 
high order 5 bits indicate one of the 32 different time 
slots. Synchronization of the interface operations to the 
repeater is to be done by looking at these two counters. 
Since one time slot is 15 bytes, every 16 bytes of delay 
a new time slot comes into a repeater station. Whenever a 
new time slot comes into the repeater station, the low order 
U bits of the character counter will be updated to 0000 and 
the upper 5 bits will be incremented by one, indicating the 
incoming time slot number. An interface can take only one 
byte of the message at a time from the associated repeater 
station and can transmit only one byte at a time to the asso­
ciated repeater station. In order to alios the interface 
time to complete processing, based on the result of the 
polynomial redundancy check in the last byte of a time slot, 
the repeater will buffer 17 bytes in a shift register thus 
providing a 1 byte delay between receiving the last byte of a 
18 
slot and sending of the first byte to the repeater. This is 
shown in Figure 7. This provides a total time of 17 bytes or 
110 microseconds from receiving the STATUS byte of a slot 
until the interface sends a new STATUS byte to the repeater 
for that slot. 
/ inside \ 
\ repeater] 
parallel 
out 
serial out 
parallel 
access 
parallel 
load 
8 bit 20 bit 14 X 8 bit 
Figure 7. Repeater shift registers. 
This implies that the interface needs to handle all 
interfacing problems such as checking STATUS and OP CODE 
bytes, checking different tables, receiving a message, 
updating tables, updating the STATUS byte,seconds. Taking 
etc. within 110 micro into account the complexity of the 
interfacing problems, no currently available general purposa 
processor can handle these problems within 110 microseconds 
for a reasonable price. An attempt has been made to design a 
fast general purpose processor using standard TTL components. 
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As a result, a processor with a 500 ns instruction execution 
time has been designed. However, even this speed was not 
fast enough to handle these fairly sophisticated interfacing 
problems. 
Therefore, three main design goals have been setup for 
developing the interface. These are: 
1) high speed: The interface must be fast enough to handle 
the complex interfacing problems within 110 micro seconds. 
2) lov cost: Since one of the main objectives of the loop is 
to achieve a low incremental cost of adding a station to the 
loop, the price of the interface must be cheap enough to meat 
this requirement. 
3) flexibility: since the data loop is still in an experimen­
tal stage, those algorithms related to the defined 
interfacing functions must not be fixed. This implies that 
the interface must be flexible for future modification. 
Status of a Time Slot 
In general, the stations on a data communication link 
are quite some distance apart and the link is chs sole means 
of communication among them. This requires that the data 
communication link must carry, in addition to the message 
data, the control information needed to coordinate station 
activities, e.g., the acknowledgement sentence advising an 
originating station whether a message sentence was received 
20 
correctly. This would seem to be an obvious, even trivial, 
observation, but in fact this situation leads to the need for 
quite elaborate protocols to control communication and to 
distinguish data from control information. 
This sharing of a facility for use ia both control and 
data flow activities is a very unnatural practice in the 
world of computing. In computer design, data buses are 
almost isolated from the control lines, both for reasons of 
speed and for simplifying control logic. In data communica­
tion systems, on the other hand, it is necessary to send 
both data and control information in the same channel so as 
to minimize channel costs and to permit the use of existing, 
widely available, channels without any special modifications. 
Most commonly available communication facilities are serial 
in nature. Even on parallel communication links the addi­
tional bit paths are almost invariably used for additional 
data bits rather than for control purposes. Thus, nearly all 
data communication techniques are based on separation of con­
trol from data signals in the time domain rather than in the 
frequency or space domain. Because of this temporal separa­
tion of control and data information, and als3 because sany 
stations may share a communication link, a station can not 
simply emit messages onto the link at arbitrary times. It 
must monitor the link traffic and send messages only at ap­
propriate times. Further, messages must be appropriately 
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structured so that the receiver can distinguish control in­
formation from data. The appropriate times aid message 
structures are defined by a protocol that is established to 
allow orderly data flow among the stations that use a data 
communication link. 
This set of rules, which governs the activity on a com­
munication link, is summarized in terms of the following 
classes of items: 
1. data commanication control procedure 
2. data link control procedure 
3. line control 
4. line discipline 
5. message discipline 
The state of a time slot is specified by the STATUS 
byte, the first byte of a time slot, according to the code 
shown in Figure 8. 
SPECIAL ACK ERROR NACK FULL TEST 
direction of data flow 
Figure 8. STATUS information. 
Each bit contains the following information: 
TEST; When this bit is set, it indicates that the time slot 
is in test condition by the master repeater station and the 
time slot does not have valid data for the interface. 
FOLL; This bit specifies that the time slot is carryiag a 
message. 
NACK; This bit specifies the result of the transmission on 
that time slot. Rhen this bit is set, it indicates that the 
message on the time slot was not received by the required 
destination (s) . 
ERROR : This bit is set when any transmission error has bees 
detected either by polynomial redundancy check or by charac­
ter sync pulses check or both. 
&CK(EXIST): This bit indicates the result of a transmission 
by setting it when the message on the time slot has been 
received by the requested destination(s). When both N&CK and 
ACK bits are set, this indicates that some of the requested 
destinations received the message correctly and rest of them 
could not: This happens for the case in which multiple 
destinations are requested such as a broadcasting message. 
SPECIAL; When a transmission error has been detected on a 
time slot which carried a regular message to a process, this 
bit will be used for checking if the error has been detected 
after the destination or before the destination. If the 
error has been detected before the destination, the sender 
retransmits the message. Otherwise, retransmission of the 
message is not needed, because the required destination al­
23 
ready received the message. This provision has been made to 
prohibit multiple communication contracts for a single comma 
nication contract requirement. 
Different combinations of these bits and the related in 
formation are shown in Table 1. 
Table 1, STATUS information 
STATUS Information 
xxxxxxxl 
xxxxOxlO 
xxxxO 110 
xxxlOIIO 
xxOIOOlO 
xxxxIxlO 
xxlOOOlO 
The time slot is in test condition. 
The time slot has a valid message. 
The message on this time slot has 
not been acknowledged by at least 
one required destination. 
Some of the required destinations 
^  K  0  m o  c c a g a  m  n  t i l l - S  t  L  S î  0  S i O t  
and some of them could not receive 
the message. 
The message on this time slot is 
acknowlelqed by the requested destination(s) 
Transmission error has been detected 
on this time slot. 
The time slot is being used to check 
whether the previous transmission error 
on this time slot has been detected 
before or after the requested destination. 
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Functional Descriptions 
The interface developed as shown in Figure 9 is a 
multiprocessor system which has three small processors work­
ing concurrently for different operations. These three 
processors are an Output Sequencer, a Table Hatcher and a 
Micro-processor. 
The Micro-processor is a commercially available low cost 
single chip LSI general purpose computer. The Micro­
processor is responsible for data transfer to and from the 
devices that are connected to an interface. It also must 
provide a partial scan of the text that is entered from a 
device to recognize certain commands or requests for service. 
At the very least, these need to include some method of re­
source request and resource release capability. The Micro­
processor also must handle the breakup of a message into 10 
byte sections that can be put into a slot as well as the 
reassembly of these sections at the destination. When a slot 
is filled, the source, destination and op cods information 
must be provided by the Micro-processor before the message is 
marked ready for the interface to send. 
The Output Sequencer transmits a message from a selected 
source buffer under the control of the Table Batcher, one 
byte at a time, when the data transmission is required. Ths 
rest of the interfacing problems are to be handled by the 
Table Matcher. The Table Matcher is particularly effective 
25 
serial in 
repeater station 
serial out 
receive transmit 
enable 
interrupt 
TTÏ 
Table 
Matcher 
Output 
Sequencer 
400 ns 6.5 ps 
p P 
R R 512 bytes 
0 0 semiconductor 
M M RftM 
2 }as 
V 
Micro­ IK to 4K bytes 
processor core memory 
CR LP CRT 
attached 
devices 
Figure 9. Functional blcck diagram of the interface. 
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in searching table entries in memory sequentially. A success 
or failure indication as well as the match location in the 
table will be returned when the Table Matcher finishes a 
table lookup. During periods of time in the processing of a 
slot when the Table Matcher is not needed by the interface, 
it will be available to the Micro-processor. 
Three different types of memories, a core memory, a 
semiconductor random access memory and a programmable read 
only memory are used in this interface. A 512 byte random 
access memory with 60 ns memory cycle tima is the actual coa-
munication region among the Micro-processor, Table Hatcher 
and Output Sequencer. Memory service requests by these three 
different processors are served on a first come, first serva 
basis. The Micro-processor for most applications will be the 
Intel Micro Computer (Intel 8080) which has a 2 microseconds 
machine instruction cycle time and an 8 bit data bus and a 
separate 16 bit address bus. Therefore one can expect that 
this Micro-processor will access the memory every 2 
microseconds when the Micro-processor is eicecating from this 
memory. 
The Output Sequencer will access this memory every 6.5 
microseconds when data transmission to the net is required, 
because the time difference of the two adjacent data bytes is 
6.5 microseconds. The Table Matcher is the processor which 
places the greatest demand on this memory. In its busiest 
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state, such as the table searching state, the Table Matcher 
will access the memory every 400 ns. Since these three 
processors are working concurrently on the same memory and 
memory service requests are to be served on a first come, 
first serve basis, the worst case memory service waiting tiae 
of a request is twice the memory cycle time or approximately 
400 ns. 
A IK to WK core memory is used for the program memory 
for the Micro-processor as well as the buffer area for the 
attached peripheral devices. The present memories, FABRI-TEK 
MM 4096 X 24 - 1.75, have a memory cycle time of 1.75 
microseconds. The Micro-processor can access either the 
semiconductor random access memory or this core memory de­
pending upon the requested memory address. la other words, 
for the Micro-processor, these two different memories may be 
regarded as a single memory vhich has consecutive addresses 
with the semiconductor memory to have addresses from 0 to 511 
and the core memory to have addresses 512 to 1023(4507). The 
core memory can be accessed only by the Micro-processor. 
There are two separate programmable read only aemories 
to govern the Table Hatcher operation and all other 
interfacing operations. One has 512 bytes (12 bits per byte) 
which will contain 20 different encoded procedures to direct 
the interface operations depending upon the processing 
requirements to be done. The other has 256 bytes (12 bits 
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per byte) which contains 40 basic functions that will be used 
as branch and return subroutines by the above procedures. 
The procedure routines in the bigger ROM are basically com­
posed of a sequence of subroutine calls to the smaller ROM. 
These two separated programmable read only memories will be 
discussed in detail later. 
Types of Messages 
There are 8 classes of messages that can be sent and 
these classes can be divided into three groups which include 
regular messages, system messages and special messages de­
pending upon the destination (s) accessing modes. The low 
order three bits of the OP CODE byte which is the second byte 
in each time slot are used to indicate which type of message 
is being sent. 
Regular Messages 
These are messages for one to one data communication be­
tween a sender and a receiver, which is mostly used for gen­
eral data communication on the net. Two different regular 
message types are provided as follows depending upon the des­
tination accessing modes. 
a) regular message to a process name: Only one device which 
has the requested process in it can receive this message even 
though more than one matching process is active on the net. 
The first station in which the requested process is available 
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Table 2. OP CODE and message types 
OP CODE Message Type 
xxxxzl11 
XXXXX101 
xxxxxOOl 
xxxxxlOO 
xxxxxOOO 
xxxxxO10 
xxxxxl10 
xxxxxOn 
a broadcast message to all active 
stations 
a system message to a * process* 
a system message to a device address 
a regular message to a "process* 
a regular message to a device address 
a special message to synchronize 
system destination buffer for a 
broadcast message 
a special message to synchronize 
system destination buffer for a 
system message to a 'process* 
a special message to free system 
destination buffers after a system 
message transmission is not satisfied 
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receives the message and makes a contract with the sender oC 
the message tor further communications. In other words, the 
interface, where the available matching process exists, 
updates the allowed source byte associated with the process 
name to the sender's identification and transaits the device 
address, where the process exists, in the 6th byte of the 
same time slot to the original sender. Therefore, subsequent 
communications between the sender and the recaiver can be 
made by the device address instead of the process name, 
b) regular message to a device address: Only the device in­
dicated on the destination byte (the third byte of each time 
slot) can receive this message when the source is allowed and 
the assigned destination buffer to that device is empty. If 
the message was correctly received by the interface to which 
the requested device is attached, the receiving station 
interface will set the ACK bit on the ST&TOS byte of the tiie 
slot to inform the sender that the transmission is satisfied. 
Sïstem_Messa2es 
In the group of source buffers and destination buffers 
in each interface, one 15 byte system source buffer and one 
15 byte system destination buffer are provided to handle 
system messages. Every system message is to be originated 
from a system source buffer and sent to a system destination 
buffer. Here a system message is defined as a message which 
must be delivered to the required destination through a 
system destination buffer independent of ttia state of the re­
quired destination. Three different classes of system 
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messages are provided depending upon the destination 
requirements as follows: 
a) system message to a device address: only the station where 
the required device exists can receive this message if the 
system destination buffer of the interface is available to 
receive the message, 
b) system message to a process name: Every station which has 
the required process must copy this message in the system 
destination buffer to satisfy the transmission of this mes­
sage, Opon receiving this message, the status of the filled 
buffer must be updated from "empty* to 'full and not ready* 
until synchronization of these buffers is requested. 
If there is a failira in receiving this message by any 
station which has the matching process, the original sender 
can distinguish this fact from the returning STATUS and OP 
CODE information of the time slot and will transmit the 
system message for a fixed number of times. The number of 
retransmissions of this message can be checked on a 
transmission counter which is a 4 bit binary counter provided 
inside the Output Sequencer of the interface. When every 
interface which has the matching process has received this 
message, the original sender transmits a special message to 
synchronize all the system destination buffers which received 
the message. 
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c) broadcasting massage t3 all active stations: Every 
station currently active on the net must receive this 
broadcasting message to satisfy the requested broadcasting. 
Upon receiving this message, the status of the filled buffer 
must be updated from 'empty* to 'full and not ready* until 
synchronization of these buffers is requested. If there is 
any failure in receiving this message by any station, the 
sender will also retransmit this broadcasting nassage for a 
fixed number of times which is specified on the transmission 
counter. Since there is only one system source buffer, one 
transmission counter can be used to count the number of 
retransmissions for both broadcasting message and system mes­
sage to a process. When every station has received ths 
broadcasting message correctly, the original sender will 
transmit a special message to synchronize all the system des­
tination buffers. 
S2eçial_Messages 
There are three different classes of special messages 
which are used to synchronize the system destination buffers 
depending upon the system message transmission results: 
a) special message after a broadcasting is satisfied; When 
every station received a broadcasting message correctly 
within a fixed number of retransmissions, the original seniar 
of the broadcasting message transmits this special aessage to 
enable all system destination buffers. Every interface 
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updates the system iestinition buffer status from 'full and 
not ready* to 'full and ready' upon receiving this special 
message. 
b) special message after transmission of a system massage to 
a process name is satisfied; Hhen every station where the 
reguested process is resident received the system message to 
the process correctly, the original sender will transmit this 
special OP CODE to synchronize those system buffers which are 
filled with the transmitted system message. Every interface 
which received this system message updates the system desti­
nation buffer status from 'full and not ready' to 'full and 
ready* upon receiving this special message. 
c) special message for the case in which class b) or class c) 
system message transmission is not satisfied: Transmission 
of a broadcasting message can be satisfied only if all the 
active stations received the message and transmission of a 
system message to a process name can be satisfied only if 
every station where the requested process exists received the 
message. If either of the message requirements has not been 
satisfied after a fixed number of trials, the original sender 
transmits this special message to synchronize the related 
buffers. In other words, even if either of these 
transmissions has not been satisfied, there may be some 
system destination buffers which are already filled with the 
message and the related buffer status has been updated from 
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'empty' to 'fall and not ready*. These updated buffer status 
must be released, because re-updating these buffer status 
from 'full and not ready' to 'empty' is not possible other­
wise. 
To prevent a type of a permanent blocking of these 
system destination buffers, these special messages are 
regenerated and transmitted automatically by the original 
sender if any transmission error has been detected on a spe­
cial message. This will be discussed in detail later. 
Tables 
The 512 byte semiconductor random access memory is pri­
marily to be used for 10 different tables, buffers and inter­
rupt information storage. 
Source Buffers and Destination Buffers 
Two different sets of buffers are to be provided in the 
random access memory. One set is the source buffers which 
will contain data to be transmitted from the device attached 
to the interface to some other device(s) or process names. 
The other is a set of destination buffers which will receive 
the incoming message foe the devices or process names which 
are currently active in that station. In these two sets of 
buffers, a system source buffer and a system destination buf­
fer are reserved respectively for handling the system type 
messages and broadcasting messages. A buffer of any type is 
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15 bytes long and the namber of buffers is changeable without 
changing any hardware. 
Source_Buffer_Addre3s_Table_iSBATL 
This table has the beginning addresses of the source 
buffers. Two bytes are used to specify the beginning address 
of each buffer. This SB&T is organized as shswn in Figure 
10. Since buffer addresses can be changed, the buffers can 
be located in any places inside the random access memory. 
high order 8 bit lew order 8 bit 
address 
n 
n+2 
n+2i 
system buffer 
buffer 1 
system buffer 
buffer 1 
buffer i buffer i 
Figure 10. Organization of SEAT. 
Destination_Buffer_&ddress_Table_lDBATL 
This table has the beginning addresses of the destination 
buffers. As in SBAT, two bytes are used to specify the be­
ginning address of each buffer. This DBA? is organized as 
shown in Figure 11. Since buffer addresses can be changed, 
the buffers can be located in any place inside the random 
access memory. 
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high order 8 bit 
address 
n 
n+2 
n+2i 
system buffer 
buffer 1 
buffer i 
lew order 8 bit 
address 
system buffer 
buffer 1 
buffer i 
Figure 11. Organization of DBAT. 
Buffer status associated with each baffer is stored in 
the Source Buffer Status Table or the Destination Buffer 
Status Table in the random access memory depending upon the 
type of a buffer. This buffer status must be checked by the 
interface before moving data into a destination buffer or 
transmitting data from a source buffer and also must be 
updated properly after moving data into a destination buffer 
or transmitting data from a source buffer. Traasitions of 
buffer status will be considered separately depending upon 
the type of a buffer. 
Source_Buffer_Statu5_Table_lSBSTL 
This table has information about the status of source 
buffers. The low order two bits of each byte in this table 
are used to indicate the three different states of a source 
buffer which are 'empty', 'full' and 'transmitted'. These 
are specified as 00, 01 and 11 respectively. When the 
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interface is processing a transmission routine, the interface 
needs to find a source buffer ready to be transmitted. As 
soon as the interface transmits the message which is in the 
selected source buffer, the source buffer status must be 
updated from 'ready' to 'transmitted*. 
When the message originally transmitted from the source 
buffer returns to the originating station without 
transmission errors, the interface loads the first 6 bytes of 
the returning message into the original source buffer and 
interrupts the Micro-processor with a proper interrupt code. 
Upon receiving the interrupt, the Micro-processor looks at 
the STATUS and OP CODE byte of the source buffer in which the 
first 6 bytes of the returning message have been loaded and 
determines the result of the transmission. If the 
transmission was satisfied, the Micro-processor will update 
the buffer status from 'transmitted' to 'empty'. If the 
transmission was not satisfied, a decision on the further 
transmission of the message must be made by the Micro­
processor. This decision is to be made considering the 
restored STATUS and OP CODE byte combinations which will be 
discussed later. The organization of this SBST is shown in 
Figure 12 and the transition diagram of a source buffer 
status is shown in Figure 13. 
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Figure 12. Organization of SBST, 
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Figure 13. Transition diagram of source buffer status. 
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Destination Buffer Status Table (DBST) 
This table has information about the status of destina­
tion buffers. The lo» order two bits of each byte in this 
table are used to indicate the status of a destination buffer 
such as 'empty', 'full and not ready' to process and 'full 
and ready' to process. These are specified as '00', '01', 
and '11' respectively. When the interface is processing one 
of receiving routines, the interface needs to check the 
status of the buffer assigned to the requested device or the 
requested process, to determine whether the buffer is avail­
able or not, before loading data into the buffer. The 
interface can load the data into the destination buffer only 
if the buffer status is empty. After loading the data, the 
interface needs to update the buffer status from 'empty' to 
•full and ready' or to 'fall and not ready' depending upon 
the type of a message loaded. Direct updating from 'empty' 
to 'full and ready* is allowed for a regular message and a 
system type message to a physical device address. 
For a system message to multiple destinations, such as a 
broadcasting type system message or a system message to a 
process, tiiis direct updating is not allowed because more 
than one system destination buffer needs to be filled with 
the message to satisfy the transmission of the message. In 
other words, it is not allowable to enable a destination buf­
fer by updating the status from 'empty' to 'full and ready' 
40 
directly without considering the status of other destination 
buffers which must be filled with the message. Therefore, 
for this type of message, when the buffer is * empty', the 
interface will load the data into the buffer and update the 
buffer status from 'empty* to 'full and not ready' temporari­
ly and %ait for the result of the transmission of the mes­
sage. If the message has been loaded into all the required 
destination buffers correctly and the buffer status has been 
updated from 'empty' to 'full and not ready', the interface 
from which the message was originally transmitted will 
transmit a special message to synchronize the buffers where 
the message has been loaded. Upon receiving this special 
message, the related buffer status is to be updated from 
'full ac1 not ready' to process to 'full and ready' to 
process. 
However,- when the transmission of the message is not 
satisfied, for a fixed number of retransmissions, the 
interface in the originating station of the message will 
transmit a special message to clear the buffer status, which 
is updated from 'empty' to 'full and not ready', from 'full 
and not ready' to 'empty'. 
Transition of a destination buffer status from 'full and 
ready' to 'empty' is to be done by the Micro-processor when 
the Hicrc-processor has finished the required processing of a 
buffer whose status was 'full and ready* to process. This 
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synchronization o£ system destination buffers will be dis­
cussed again as wall as the number of retrials for the satis­
factory transmission of the message. The organization of 
this DBST is shown in Figure 14 and the transition diagram of 
a source buffer status is shown in Figure 15. 
n 
n+1 
T 
system dest. buffer i 
L 
buffer 1 ! 
n+i buffer i 
low order 
two bits 
Figure 14. Organization of DBST, 
Table_Address_Table_iTATL 
This table has the beginning address of each tabla, num­
ber of entries and the amount of increment for next entry in 
the table. Two consecutive reserved words(one byte per word} 
are used for the beginning address of each table. The first 
reserved word contains the high order 8 bits address and the 
following byte contains the low order 8 bits address. 
Therefore the beginning address of each table is specified in 
a 16 bit address space where only 9 bits are used to specify 
the physical address of each table in the 512 byte RAM. 
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a; received a system message to a process 
or a broadcasting message. 
b; received a special message after a system 
message transmission is satisfied. 
c; received a regular message or a system 
message to a process. 
d; received a special message after a system 
message transmission has not been satisfied. 
Figure 15. Transition diagram of destination buffer status. 
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One reserved word broken into two parts is used for the 
number of entries and the amount of increment for the next 
entry in each table. The number of entries in the table is 
stored in the low order 5 bits in the third byte and the 
amount of increment is stored in the high order three bits in 
the same byte. The maximum allowable size of a table is, 
therefore, 256 bytes which has 32 entries with 8 bytes of an 
increment for the next entry. The Table Matcher can access 
this TAT for preparing a table lookup by direct addressing 
mode instructions provided, such as LOAD or STORE. Having 
this TAT, all the related information can be changed without 
changing any hardware. The reserved memory locations and the 
associated usages are shown in Appendix D. 
Time Slot Acknowledge Table (TSAT) 
This table has information about the time slots in which 
messages have been transmitted to the net by the interface as 
well as the source buffers from which these messages were ob­
tained. This TSAT is organized as shown in Figure 16. 
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Figure 16. Organization of r sa r .  
As explained earlier, there are 32 different time slots 
specified from binary 03000 to binary 11111. The current 
time slot number active on the associated rapaater station 
can be obtained from the high order 5 bits of 9 bit character 
counter provided in the repeater station. The high oriar 3 
bits (Active) of a time slot number are used for indicating 
the current status of the byte. In other words, when these 
Active bits are on, the low order 5 bits of the time slot 
number byte contains a valid acknowledged time slot number. 
This provision has been made to distinguish the time slot 
number 00000 from the empty state of the time slot location. 
The following byte of each time slot number byte contains the 
source buffer number which has been transmitted to the net on 
the time slot specified in the time slot number byte. The 
low order 5 bits Df each source buffer number byte are used 
to specify the source buffer transmitted on the time slot. 
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Up to 32 different source buffers can be specified in these 
low order 5 bits. 
The high order 3 bits (SPL) in the source buffer number 
byte are used to indicate one of the three special messages. 
Since the special massages which are used for synchronizing 
the system destination buffers for some system messages are 
partially generated inside the Table Matcher and are 
transmitted with the necessary source buffer message instead 
of originated totally from a source buffer, some kind of 
protection from transmission errors on these special messages 
should be provided. The high order 3 bits of the source buf­
fer number byte are used for this purpose. When the 
interface needs to transmit a special message, the interface 
will load 100, 0 10 or 001 into these 3 bit positions depend­
ing upon the special message transmitted. 
The multiplexing technique used in this system is a 
restricted demand multiplexing. No time slots are dedicated 
to a specific station. However, the number of time slots 
which can be used by a station are limitted due to the size 
of this TSAT. In other words, any station can use any time 
slot as long as the station has a source buffer ready to be 
transmitted and an empty location in TS&T is found. This 
provision has been made to provide the flexibility in deter­
mining the number of time slots which can be used by a 
station depending upon the communication demands in each 
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station. The communication demands of a station are the 
function of the answers to the following questions: "How 
often does the station access the net and how much of data 
are to to be transmitted from the station in unit time?" 
When the interface has a source buffer ready to be 
transmitted to the net, the current time slot is not being 
used by any other station, an empty location in TSAT was 
found and no transmission error has been detected on the time 
slot between the previous station and the current station, 
then the following operations will be performed by the 
interface: store the current time slot number and the ready 
source buffer number in the empty location in IS AT; sets the 
Active bits; resets the SPL bits and transmits the message in 
the ready source buffer to the net. When one of the three 
special messages is transmitted for synchronizing system des­
tination buffers, the three SPL bits are updated to 100, 010 
or 001 depending upon the special message transmitted. 
Selecting a source buffer which is ready to be 
transmitted is done as follows. & source buffer pointer 
which is a four bit binary ring counter is provided to con­
trol the SBST checking. The current contents of this source 
buffer pointer indicates the next source buffer to be 
checked. When the Table Matcher needs to check SBST to 
select a ready source buffer to be transmitted, the Table 
Hatcher initiates SBST checking from the buffer number indi­
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cated by the source buffer pointer. If the status of the 
buffer indicated by this source buffer pointer is not ready 
to be transmitted, the Table Matcher will increment the 
contents of the source buffer pointer by one and continue 
checking the SBST. This process will be repeated until the 
Table Hatcher finds a source buffer which is ready to be 
transmitted or the whole SBST has been checked through. In 
either case, the contents of the source buffer pointer is to 
be incremented by one, indicating the source buffer to be 
checked first in the next SBST checking. This source buffer 
pointer is provided to assign an equal probability to be 
checked, associated with each source buffer. This source 
buffer pointer counts up to the number of source buffers pro­
vided in each interface. For example, the source buffer 
pointer in a station where 5 different source buffers are 
provided counts repeatedly from binary 0000 to binary 0100. 
When a time slot that was filled by the interface 
returns with a satisfied transmission status, then the time 
slot number will be deleted from the TSAT and an interrupt 
with a proper interrupt code will be given to the Micro­
processor to inform it of the satisfied transmission of the 
related source buffer. When transmission errors have been 
detected on an incoming time slot, which was originally 
transmitted by the interface, the interface will retransmit 
the associated source buffer without updating this TSAT if 
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the SPL bits in the source buffer number are 000. If these 
SPL bits in the associated source buffer number are 103, 013 
or 001, the related special message will be generated and 
retransmitted with the necessary messages in the source buf­
fer without updating TSAT. 
Process Name Table (PUT) 
This table has the names of processes that are available 
in the devices that are attached to the interface. Each 
process name has three associated addresses as shown in 
Figure 17; a destination address which indicates the location 
of the device in which the process exists; a source address 
which indicates the source identification allowed to 
communicate with this process; a buffer address which 
indicates the buffer number assigned to the process. 
process 
name 
cixiowea 
destination 
axxowea 
source 
assigned 
buffer 
n 
n+4 
PI 
P2 
Dl 
D2 
SI 
S2 
Bl 
B2 
n+4i Pi Di Si Bi 
Figure 17. Organization of PNT. 
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Since multiple process names, i.e., more than one iden­
tical process name in a station, are allowed, all the process 
names in PUT must be checked for a required process name. 
The allowed source byte is to be used to make communication 
contract between a sender and a required process by storing 
the sender's identification in it. If the content of an al­
lowed source byte is zero, any source can access the associ­
ated process name. Otherwise, only the source identified by 
the allowed source byte can access the process name. 
When a required process name was found in the PNT 
checking, the interface needs to check the allowed source 
byte to determine whether the source accessing the process 
name is allowed to that process name or not. If the source 
is allowed to that process, the status of the assigned buffer 
must be checked to determine whether the assigned destination 
buffer is available to receive the message. If the source is 
allowed as well as the assigned buffer is empty and no 
transmission error has been detected on the time slot being 
processed, the interface will copy the message into the as­
signed destination buffer, update the buffer status properly, 
update the allowed source byte if necessary by loading the 
original sender's name in it and send out the allowed desti­
nation byte of the accessed process name in the 6th byte on 
the same time slot. 
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A communication contract has been mads between the orig­
inal sender and the accessed process name in this way which 
allows subsequent communications between these two nodes to 
be made in terms of the device address instead of the process 
name. 
ay.owed_Destination_^ble_iADTL 
This table has the device addresses, defined on the net, 
which are attached to the interface. Each allowed destina­
tion has an associated allowed source and an assigned buffer. 
The organization of this ADT is shown in Figure 18. 
allowed 
destination 
allowed 
source 
assigned 
buffer 
n 
n+3 
Dl 
D2 
SI 
S2 
Bl 
B2 
n+3i Di Si Bi 
Figure 18. Organization of ADT. 
The usage and operations on this ADT are the same as 
those on PNT except that ADT is used for a message to a 
device address while PNT is used for a message to a process 
name. Every device address specified in each allowed desti 
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nation byte is unique. In other words, no two allowed 
destinations are same while multiple processes are allowed in 
PNT. When the requested destination was found in ADT 
lookup, the allowed source and the assigned buffer status 
needs to be checked and updated properly same as in the PNT 
case. Practically, the allowed source and assigned buffer of 
the Process Name Table and ADT can be overlapped. 
Before the interface begins to operate on the incoming 
time slot, the interface needs to check the error bit in the 
STATUS byte to determine if a transmission error has been 
detected or not on the time slot. If a transmission error 
has already been logged or if no errors have been detected, 
the interface will select a procedure depending upon the 
processing requirement, to continue processing of the slot. 
However,- during the operation of the selected procedure^ if 
the interface needs to update a table entry, the interface 
must not update the table entry right away because at that 
point of time the information on which the interface has 
worked might not be a valid message. In other words, until 
the interface gets the results of the polynomial redundancy 
check, even though the current STATUS byte says there has not 
been any transmission error, there might be a transmission 
error between the previous repeater and the current repeater 
station. 
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Therefore, when the interface needs to update a table 
entry, instead of updating that table entry right away, the 
interface will store this table updating information into the 
TOT and wait for the result of the transmission error check. 
This information includes updated data, memory addresses 
where the updated data will be stored, etc. If no 
transmission error is detected, the interface will update the 
table entry (or entries) according to the information saved 
in Table Updating Table. If any transmission error is 
detected, the interface will neglect all the information, in 
the TUT, obtained from the message and further consideration 
of this message is not needed. The interface can access this 
TOT by direct addressing mode instructions such as LOAD or 
STORE. The reserved memory locations for lOT and the associ­
ated usages are shown in Appendix D. 
Interrupt Information Table ^IIT) 
Communication between the Micro-processor and the Table 
Hatcher is to be done by an interrupt scheme and this table 
has interrupt information such as interrupt codes and addi­
tional information if necessary. Whenever the interface 
updates a buffer status or fills a buffer or empties a buf­
fer, the interface will interrupt the Micro-processor and let 
the Micro-processor know which buffer is filled, or emptied 
or which buffer status is updated respectively. All these 
interrupt codes and necessary information will be stored in 
53 
this table before the interrupt. 
When the Table Matcher is not busy and the Micro­
processor wants to check some of the tables described, then 
the Table Matcher can be used by the Micro-processor for a 
fast table checking operation. Before the Micro-processor 
can enable this idle Table Matcher for its job, the Micro­
processor must give the table checking information (such as 
beginning address of the table, number of entries of that 
table and the number of bytes in an entry increment) to the 
Table Matcher by storing it in the IIT. When the Table 
Matcher finishes the job for the Micro-processor, the Table 
Matcher will give the result of its checking to the Micro­
processor with a proper interrupt code to represent this 
result. When the Table Matcher finds a match during the 
process of Micro-processor's job, additional information of 
the memory locations where the Hatch nas found Hill be given 
to the Micro-processor through this Interrupt Information 
Table. 
The interface can detect a power failure of the local 
power supply before the power becomes unusable for normal 
interface operations. Detecting the power failure, the 
interface will interrupt the Micro-processor with a proper 
interrupt code to denote the power failure. 
The interface is to be started by pushing a switch pro­
vided in the front panel by a console operator. When the 
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interface is started, the Table Watcher will interrupt the 
Hicro-processor with a proper interrupt code to activate the 
Micro-processor, These start-up and shut-down procedures 
will be discussed later in detail as well as the related in­
terrupt codes and the instructions. The reserved memory 
locations for IIT and the associated usages are shown in Ap­
pendix D. 
Processing Requirements 
Depending upon the type of message passing through the 
repeater station and depending upon the state of the 
interface, operation requirements for the interfacing 
problems are all different. Therefore, the interface needs 
to select a procedure which meets the processing requirement 
and needs to follow that procedure afterwards. Most of the 
procedures can be selected by checking the incosing STàTOS 
and OP CODE bytes while some procedures depend on the state 
of the interface such as the procedure to allow the Micro­
processor use of the idle Table Hatcher, the shut-down proca 
dure for the case of the power failure and the start-up pro­
cedure to initiate the normal operations of the interface. 
Flowcharts for different procedures are shown in Appendix A 
as well as a sample explanation of the interface actions for 
the transmission procedure. 
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Different procedures selected according to the process­
ing requirements are described briefly. 
Shut-down procedure; To protect the information currently 
stored in the semiconductor random access memory from local 
power failure, an automatic shut-down procedure is provided. 
When power goes down, a built-in power failure detection 
device will detect this power failure and hold the power for 
a required period of time. During this time, the Table 
Hatcher will free the time slots entered in the TSAT of that 
station and the Hiero-processor will be interrupted to dump 
the current information in the semiconductor RAM to core mem­
ory. This way, information stored in the semiconductor memo­
ry can be protected even in the case of power failure. 
Start-up procedure; Initiating the interface functions will 
be done automatically by the start-up procedures. When the 
noraal operation of the interface is requested on the front 
panel START switch, operated by the console operator, the 
Table Hatcher will interrupt the Micro-processor to enable 
the initiation procedure of the interface. Opon receiving 
this interrupt, the Micro-processor will transfer the neces­
sary information, to be stored in the high speed 
semiconductor memory, such as table address, table informa­
tion, previously saved information from power failure, 
process names, etc. When the Micro-processor finishes this 
procedure, it will inform the Table Matcher of this fact. 
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Then the interface will complete initialization and enter 
into normal operation mode. 
allow Micro-processor to use Table Matcher: &s discussed be­
fore in the Interrupt Information Table section, when the 
Table Hatcher is idle and the Hlcro-processor has a table 
checking job, then the Micro-processor can enable the Table 
Matcher to do the Micro's job for high speed checking opera­
tion. Then the Table Matcher finishes the job for the Micro­
processor, the Table Matcher will give the result of its 
checking to the Micro-processor with a proper interrupt coda 
to represent this result. 
Transmission Error procedure: Transmission errors on the net 
can be detected by either polynomial redundancy check or by 
character synchronization pulses. If any transmission error 
has been detected on a time slot, the station which detected 
the transmission error loads its station number on the desti­
nation byte of the time slot, resets the log bit and sets the 
error bit on the STATUS byte of the time slot. The master 
repeater station of the net, then, logs the error and sets 
the log bit of the time slot. When the time slot with 
transmission error returns to the originating interface after 
logging the error, the interface retransmits the message 
except for the case of a regular message to a process name. 
For the case in which a regular message to a process has 
been in error, the originating interface checks if the 
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transmission error has been detected after the requested 
process or before the requested process. This can be done by 
retransmitting the message with the SPECIAL bit of the STATUS 
byte on and checking the returning SPECIAL bit. If the 
transmission error has been detected after the requested 
process received the message correctly, the SPECIAL bit in 
STATUS byte of the returning message will be reset and ACK 
bit is set by the station where the requested process is. 
This indicates the satisfactory transmission of the message 
even though errors have been detected. If the error has been 
detected before the requested process received the message, 
the SPECIAL bit in STATUS of the returning message remains 
set which indicates retransmission requirement of the origi­
nal message. This provision has been made to prohibit multi­
ple communication contracts for a single communication 
contract requirement. 
Transmission procedure: When the time slot currently active 
on the attached repeater station is empty, then the interface 
initiates the transmission procedure which requires selecting 
a ready source buffer to be transmitted, checking for an 
empty location in TSAT. If all these checks are positive and 
no transmission error has been detected between the previous 
repeater station and the current repeater station, the 
interface will transmit the message in the selected source 
buffer and update the necessary table entries, such as SBST, 
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TS&T, etc. 
Message Receiving pcocedace: There are 10 different message 
receiving procedures, each of which is selected by the STATUS 
and OP CODE combination of an incoming time slot. Rather 
than giving an extensive treatment of these procedures by 
showing the actions of the interface, the basic communication 
philosophy is described. Details of these procedures are 
shown in Appendix A in terms of flowcharts. 
The interface needs to look at the STATUS and OP CODE 
byte of each incoming time slot to select a necessary proce­
dure to process the slot. The destination byte which is the 
third byte of a slot has a device address or a process iden­
tifier which is an argument in checking the Allowed Destina­
tion Table of device address or the Process Name Table of 
process identifiers. If a match is not found in this table 
lookup, further consideration of this slot is not needed. 
Otherwise, the availability of the required destination and 
the buffer assigned to it for input needs to be checked. If 
these checks fail, the processing of this slot is terminated 
and NACK bit of the STATUS byte is set. This updated STATUS 
byte will be sent out to the net as soon as the repeater 
indicates that no error has been detected on the time slot. 
If any transmission error has been detected and indicated to 
the interface by the repeater, the interface must not send 
out the updated STATUS byte because the message in the time 
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slot processed by the interface might be an invalid message 
containing a transmission error between the previous repeater 
and the current repeater station. 
However, if all checks are positive and the repeater 
indicates that no transmission error has been detected on the 
time slot, the message is copied into the proper destination 
buffer and the information saved in the Table Updating Table 
is used to update the necessary table entries, such as buffer 
status, allowed source, etc. Then the original message, with 
status indicating the success or failure of the transmission, 
is passed along the loop to the original sender. The 
interface in the originating station can get all the differ­
ent information about the returning message by looking at the 
STATUS and OP CODE byte combinations. These combinations are 
shown in Table 3 and the related informations are explained 
in Table 4. 
Local communication capability is provided on the 
transmission of a message. In other words, a message 
originated from a source buffer can be delivered to a device 
or a process existing in the same station, when the message 
is returning to the originating station. This local communi­
cation capability reduces a considerable amount of the Micro­
processor's job, because most of the interface functions must 
be duplicated in software for handling the local communica­
tion problem by the Micro-processor otherwise. Since the 
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whole net is used for a local communication, this scheme 
looks undesirable at first glaace» However, once a communi­
cation contract has been sade between the sender and the 
receiver locally, further communications are to be done not 
through the net but by the Micro-processor's control locally. 
In other words, after the communication contract has been 
made between the sender and the receiver, both of which exist 
in a same physical station, the Micro-processor in the same 
station may be used for controlling data transfer between the 
sender and the receiver without accessing the net. 
Table 3. SPATOS and OP CODE coabination 
\pP CC©E 
\(3 bit) 
STATOS \ 
000 001 010 oil 100 101 110 111 
xxOOOOOO The time slot is empty. 
xxOOOOlO A2 B2 C2 D2 E2 F2 G2 H2 
xxOOOllO A3 E3 
xxOlOllO A4 B4 
fM. 
E4 F4 H4 
xxOlOOlO 
xxlOOOlO 
ACK ACK w m « ACK E6 ACK g ACK 
xxxxlxxO The tine slot is in error. 
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Table 4. Information of ST&IOS and OP CODE combination 
ST&TDS/OP CODE Information 
A2 The requested device address does not 
exist on the net. 
A3 The requested address exists on 
the net, but the source is not allowed 
for that device address. 
A4 The requested device address exists on the 
net and the source is allowed for that 
destination, but the assigned destination 
buffer is busy. 
B2 The requested device address does not 
exist on the net. 
B4 The system destination buffer which 
is in the station where the requested 
device address has been found is 
busy. 
C2 Broadcasting type system message was 
satisfied because every station 
currently active on the net received 
the message correctly = 
D2 Every station in which the requested 
process was received the message 
correctly. 
E2 The requested process does not exist 
on the net. 
E3 The requested exists on the 
net, but the source is not allowed 
for that process. 
EU The requested process exists on the 
net and the source is allowed for 
that process but the assigned buffer 
is busy. 
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Table 4. (continued) 
STATDS/OP CODE Information 
E6 Retransmission of the message is 
required because the previous 
error of the message vas occurred 
before the station where the requested 
process exists. 
F2 The requested process does not 
exist on the net. 
F4 ât least one system destination 
buffer which is in the station where 
the requested process exists is busy. 
G2 System message transmission can not be 
satisfied for the given number of trials. 
H2 All stations are in power failure 
except the sender. 
H4 At least one of the system destination 
buffers is busy. 
slash No valid information. 
EEBOR Retransmission of the message is 
required if the error has been logged 
already. 
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DESIGN CONSIDERATIONS 
As mentioned earlier, the Interface processor is organ­
ized as a multi-processor system which has three small 
processors working concurrently on different operations of 
the interfacing requirements. Three different kinds of memo­
ries such as core, semiconductor RAM and PROM are provided in 
the interface. The RAM is the actual communication region 
among the three processors and the core is the program memory 
of the Micro-processor. The rest of the interface system, 
the processors and the PEOMs, are considered in this chapter. 
Among the TTL logic families, the standard power components 
are selected for designing the interface to satisfy the 
compromise between the speed and cost reqairemeats. Some of 
the schottky TTL family are used for timing control sections 
due to speed and accuracy reasons. 
Programmable Bead Only Memories 
Two different sizes of Programmable Read Only Memories 
are provided as control memories- Twenty different procedure 
routines are stored in 512 bytes (12 bit per byte) PROM and 
forty different basic subroutines are stored in the 256 bytes 
(12 bit per byte) PROM. All interfacing problems are parti­
tioned and encoded to be stored in these two PROHs following 
the instructions in Appendix B. These control codes are 
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shown in Appendix F. 
Due to the desire to keep the instruction word short and 
to reduce the number of memory accesses for speed up the 
operations, a decision was made to use 12 bit instructions. 
All the instructions are 12 bits long and every instruction 
is a one byte (12 bit per byte) instruction, even for jump 
for instruction execution» Each PBOH has its own address 
register and data register. Corresponding outputs of the 
data registers are OE-tied to form a 12 bit instruction bus, 
A PfiOH control logic is provided to control two PROMs, such 
as indicating an active ROM, etc. A block diagram for these 
ROMs and the control is shown in Figure 19. 
There are two unconditional branch instructions which 
are CALL and JOMP. The CALL instruction causes a branch out 
to the subroutine in the 256 byte PROM starting at the speci­
fied address in the CALL instruction» «hen the subroutine 
return is required after the called subroutine processing is 
over, the PROM controller will activate the 512 byte PROM and 
disable the 256 byte PROM. The JOMP instruction causes a 
branch out to the specified location inside the 512 byte 
PROM. These actions are shown in Figure 20. 
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™ cortiol 
signals 
Instruction Bus (12 bit) 
512 bytes 
PROM 
Ms. Reg, 1 Ms. Reg. 2 
PROM 
control 
256 bytes 
PROM 
Instruction 
Decoder 
Figure 19. Two separate PROMs. 
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CALL 
* 
256 
tytes 512 bytes 
PRCM RETURN 
PRCM 
JUMP 
Figure 20. Directions of CALL, JDHP and RET5ES. 
Capabilities for multiple nesting subroutines are not 
provided because basic subroutines are defined such that such 
nesting is unnecessary. In defining the subroutines as de­
scribed above, more memory space for storing basic routines 
is needed than if subroutine nesting capability was provided, 
because some of the subroutines are encoded as another basic 
routine, kt first glance, this approach is not economical. 
However, considering the sharp reduction in cost of LSI 
components due to the rapid advances in semiconductor 
technology, this approach may be preferable to the conven­
tional single memory control system. Its advantages are: 
a) Fast speed; Every procedure is composed of 20 to UO 
instructions. For any procedure, the number of subroutine 
call instructions is quite high and these CALL instructions 
request processing from the basic subroutine ROa. Thus, whsn 
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a subroutine CALL is finished, the next instruction of the 
procedure ROM is already available in the instruction regis­
ter of the procedure BOH. This eliminates the need to save 
and restore processor status on a subroutine call because 
each ROM has its own instruction register. 
b) Short address field: Since subroutine addresses are fixed 
(recall that the basic subroutine ROM is 256 bytes), the sub­
routine addresses can be specifed in 8 bits even if the size 
of the procedure ROM is expanded. 
c) Flexibility: flost of changes, if required to modify the 
interfacing problems are to be expected inside the procedure 
routines instead of the basic subroutines. 
Instructions stored in two ROMs can be subdivided de­
pending upon the type of operation: 
a) Multiple Operation Instructions: This type of instruction 
enables sultiple operations, or functions, to be specified by 
a single procedure instruction. For example, ETM A (Enable 
Table Matcher type A) is an instruction which enables the 
Table Hatcher to check the table requested, with the provided 
data and to return the location of the match. Therefore, 
reading data from the memory, checking for a match and 
incrementing the memory address for the next location to be 
checked is to be repeated until finding a match or the end of 
table is reached. This function is done in hardware 
initiated by a single procedure statement, thus saving time 
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by eliminating the overhead of executing the instructions 
necessary to provide the same result. 
Another instruction of this type is RCV n (Receive n 
bytes of data from the repeater to memory) shich Bill enable 
the following sequence of operations which is repeated n 
times: receiving one byte of data from the 16 byte temporary 
buffer, store it in the memory, and increment the memory ad­
dress. The value of n can be 1 to 15. This way, table 
checking operations and data receiving operations, which are 
very time consuming operations, can be speeded up. 
b) Double Operation Instructions; ADR (Add and Read) is pro­
vided because most of the addition operations accompany the 
memory read operation. Therefore, upon finishing the add op­
eration, if the read bit is set, a read operation from memory 
will be performed, for most of the instructions, the last 
bit is a HETDHK bit. That is, if the last bit is set, upon 
finishing the instruction execution, the subroutine return 
operation will be performed. This saves memory space and 
reduces the number of memory accesses, both of which speed up 
the processing of a slot. 
c) Single Operation Instructions; Some of the instructions, 
such as JDHP, aovs, etc., require just a single cycle of op­
eration. 
A checking operation and subsequent conditional jump op­
eration depending upon the result of the checking operation 
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are combined to be performed in one instruction instead of 
two instructions such as a conditional jump instruction fol­
lowed by a checking instruction. Considerable amount of 
hardware to be involved in the condition flip-flops and logic 
for saving the states of the previous operation result can be 
saved in this way. There are two groups of checking instruc­
tion depending upon the number of branch-out corresponding to 
the checking result. Most of these checking instructions, 
such as ETM A, ETa B, CK1, CKAB, CROP and CKXHITC, require a 
two-way branch-out depending upon the match or non-match of 
the checking result. However, one instruction, CK2, requires 
a three-way branch-out depending upon the information 
checked. Clearly, the instruction which requires a three-way 
branch-out can be converted to a sequence of two 
instructions, each of which requires a two-way branch-out de­
pending upon the result of each checking. However, the in­
struction which requires a three-way branch-out was 
preferred, because this instruction was used much more than 
the other type checking instructions. In this way, the num­
ber of memory accesses can be reduced which also speeds up 
the processing of the interface operations as well as 
conserving memory space. 
For those two-way branch-out instructions, the next in­
struction to be executed is to be fetched from the memory ad­
dress obtained by incrementing the current address by one or 
two depending upon the non-match or match of the checking re­
spectively. For the three-way branch-out instruction, the 
next instruction to be executed is to be fetched from the 
memory address obtained by incrementing the current address 
by one, two or three depending upon the information checked. 
Examples of these actions are shown in Figure 21. For both 
cases, the current memory address is automatically 
incremented to get the memory address of the next instruction 
to be executed depending upon the type of checking instruc­
tion and the result ot the checking. 
dheck 3 
JUMP/HALT 
check 2 
No 
Yes 
continue 
two vray branich out three way brancdi out 
Figure 21. Branch-out locations. 
The complete descriptions of the instructions are pro­
vided in Appendix B as well as each instruction execution 
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time. Physically, these PROMs are implemented on a 
printed circuit board which has following hardware 
components: 
1) 512 byte procedure PROM 
2) 256 byte subroutine PROM 
3) PROM controller 
4) address register and instruction register of each 
PROM 
5) instruction decoder 
6) clock generator and timing phase decoding logics for 
instruction execution 
7) parity checkers for the instruction decoder. 
There are about 130 TTL Integrated Circuits (IC) provid­
ed on this board. 
Table Matcher 
The Table Hatcher is specially designed to fit the high 
speed sequential table searching operation. Also, the Table 
Matcher is responsible for handling overall interfacing 
problems controlled by the encoded procedures and subroutines 
stored in the two separate PROMs. The Table Matcher contains 
the following hardware components. 
a) one 8 bit STATUS byte register and status updating 
logic 
b) STATUS and OP CODE byte decoding logic to determine 
73 
a procedure to use in processing a slot. 
c) two 8 bit address registers 
d) one 8 bit temporary register which contains the 
table checking information such as number of table 
entries and the amount of an entry increment. 
e) two 8 bit data registers 
f) character counter and bit counter decoding logic to 
synchronize interface operations to the repeater 
stations. 
g) two 15 byte buffers for storing the message passing 
through the repeater. 
h) a 12 bit binary adder and the adder control 
i) a 5 bit binary counter to count the number of checks 
being done or number of data bytes received. 
j) a 4 bit source buffer pointer which is a ring 
counter specifying which source buffer needs to be 
checked for next transmission request 
k) a 4 bit binary transmission counter which counts the 
number of transmissions on a same system message. 
1) an automatic table checking controller 
m) an automatic data receiving controller 
n) checking logic to compare the contents of two data 
registers 
o) a timing controller for buffering a message from the 
repeater and clock generator 
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The block diagram of the Table Matcher is shown in 
Figure 22. Rather than describing all the hardware actions 
involved, some of the logic and operations involved in the 
automatic table checking will be discussed. 
For an automatic table checking operation, information 
required for checking the table must be preloaded into the 
proper registers. This information includes the beginning 
address of the table, number of table entries, amount of 
entry increment emd the data to be compared. 
The beginning address of the table is loaded into the 
two address registers, RB and R&, and the number of table 
entries and the amount of entry increment are loaded into the 
8 bit data register, RC. Here the address register RB 
contains the high order 4 bit address and the address regis­
ter RA contains the low order 8 bit address. The high order 
3 bits of the register, RC, contain the number of bytes in 
entry increment and the low order 5 bits contain the number 
of entries to be checked in the table. The data to be com­
pared for a match is loaded in the data register, DB. One 
check counter is provided which is a five bit binary counter 
counting number of checks being done. This counter must be 
cleared before an automatic checking operation is initiated. 
After all this information is preloaded, when an auto­
matic table checking operation is initiated by decoding 
proper instruction, the Table Hatcher will read one byte data 
transmission 
error 
V/ 
16 bytes 16 bytes 
buffer buffer 
no. 1 no. 2 
data (from repeseiter) 
C.C. and B.C. 
J.. 
l 
buffer 
oontrol 
smnjs 
OP cœE 
decoding 
procedure 
selections 
and control 
to 
decoder 
adder 
address 
registers 
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control 
power 
failure 
receiving 
oontrol 
data 
registers 
counters 
STSR 
updating 
oontrol 
parity 
oontrol 
to 
Output: Sequencer 
decoded 
instiructdons 
(frcm RDM) 
parity 
error 
Figure 22., Table Matcher block diagram. 
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from the memory address specified by the contents of RB and 
B& and load it into data register DA. Then the contents of 
DB and DA are compared. If they are not matched, the next 
entry address of the table is calculated through the 12 bit 
binary full adder. The amount of an entry increment which is 
in the high order 3 bits of EC is added to the current ad­
dress, the contents of RB and BA, through the adder and the 
sum is loaded back into the RB and RA. Whenever a new ad­
dress is calculated, the contents of the 5 bit check counter 
is incremented by one indicating number of entry checks being 
done. This process, read-check-increment, is continued 
repeatedly until a match is found or until the contents of 
the check counter is matched with the low order 5 bits of RC, 
indicating that all the table entries are checked. 
When a match is found during this process, the contents 
of SB and EA is saved in the Table updating Table with the 
properly updated data. The hardware logic involved in this 
process is shown in Figure 2 3. Physically, this Table 
Matcher is implemented with three printed circuit 
boards each of which contains about 100 IC packages. 
Output Sequencer 
The Output Sequencer contains the following hardware 
components: 
1) one 8 bit data register 
System Mdxess Bus 
System Data Bus 
V 
/• V 
DB DA RA RB 
match 
check 
check 
counter 
memory 
access 
control 
checking 
logic 12 bit cicider 
automatic 
checking 
control 
Figure 23. Logic for automatic table checking 
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2) two 8 bit address registers 
3) segaeacing control including memory request control 
4) special OP CODE generator 
5) one 8 bit Output Sequencer control register 
This Output Sequencer is enabled by the Table Matcher 
when a message transmission is needed by storing a proper in­
formation in the Output Sequencer control register. This 
register is loaded by the OSC instruction and depending upon 
the loaded information in this register, the Output Sequencer 
transmits proper message. The block diagram of the Output 
Sequencer is shown in Figure 24. This output Sequencer is 
physically implemented on a 14" x 11" printed circuits board 
on which following hardware componets are also provided. 
1) memory request first come, first serve network 
2) parity bit generator 
3) parity checker 
4) memory control clock generator and timing phase 
decoding logic 
The block diagram of the random access memory and memory 
controller is shown in Figure 25. 
Micro-processor 
The Intel 8080 which is a 40 pin single chip LSI general 
purpose computer with 2 microseconds instruction cycle time 
is used for the Hicro-processor. The Micro-processor is used 
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Figure 24. Output Sequencer block diagram. 
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for controlling interrupts provided by the Table Matcher, 
data transfers to and from the devices connected to the 
interface and message editing and some other control 
functions. The message editing includes breaking up of a 
message into 10 bytes sections that can be put into a slot as 
veil as the reassembly of these sections at the destination. 
The Table Batcher can interrupt the associated Micro­
processor with a proper interrupt code which is to be stored 
in the Interrupt Information Table of the 512 byte random 
access memory. Two reserved locations in the Interrupt In­
formation Table are used for storing the interrupt codes. 
There are three different interrupt instructions each of 
which has its own usage and priority. The interrupt 
controller connected to the Micro-processor is designed to 
provide the multiple interrupt capability to the Micro­
processor according to the assigned priorities. Three dif­
ferent interrupt instructions which are used by the Table 
Matcher to interrupt the Micro-processor are shown in Table 5 
as well as the interrupt codes, reserved locations for inter­
rupt codes, priorities and the related usage. 
When the Micro-processor is interrupted by instruction, 
INT.A, the Micro-processor will start either the start-up 
procedure or the shut-down procedure depending upon the cods 
stored in the code location 001010110. The instruction, 
IBT.B, is for interrupting the Micro-processor for control-
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Table 5. Interrupt instructions 
Instruction Priority Location Code Usage 
INT a 3 001010110 00000110 shut-down 
INT A 3 001010110 00000111 start-up 
INT B 2 001001110 ZXXXSBNO source buffer 
INT B 2 001001110 DBNOxxxx dest. buffer 
INT C 1 001010110 00000001 THMC ok 
INT C 1 001010110 00000011 TKKC fail 
ling normal message handling problems, primarily for control­
ling buffers. Opon receiving this interrupt, the Micro­
processor needs to make various decisions depending upon the 
information stored in the buffer indicated by the interrupt 
code in the memory location 001001"! 10. 
The interrupt code which is used for this interrupt 
given by the instruction, IHT=B, indicates the buffer num­
ber (s) on which the Hicro-processor must serve the interrupt. 
The high order four bits in the code indicates one of the 
destination buffers and the low order four bits indicate one 
of the source buffers, each of which can be a binary value 
between 0000 to 1110. This indicates that up to 15 source 
buffers and 15 destination buffers can be allowed in an 
interface and the binary 1111 in either location indicates an 
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invalid buffer number. 
For example, when the Micro-processor is interrupted by 
the Table Matcher with interrupt instruction, INT.B, and in­
terrupt code 11110010 in memory address 001001110, the Micro­
processor must examine the contents of the third source buf­
fer to determine proper operation to serve this interrupt. 
Since the high order four bits in the interrupt code, 1111, 
indicates an invalid destination buffer, the Micro-processor 
need not to consider about the destination buffers at all. 
The instruction, INT.C, will be used to inform the 
results of a table checking when the Table Matcher has been 
used on Micro-processor*s table checking operations. 
This requires that the Micro-processor must serve an in­
terrupt within a time slot delay to be ready for the inter­
rupt which may be given to it while the interface is process­
ing the next time slot. Considering the speed of the Micro­
processor and the speed requirement of the interfacing prob­
lem, the Micro-processor will save the given interrupt code 
in the core memory instead of completing the whole operations 
required by the interrupt. Since the buffer status are prop­
erly updated to block the buffers from additional messages by 
the Table Matcher before the interrupt, the operations which 
must be done to serve the interrupt can be done any time when 
the Micro-processor is available. 
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1 sample program which saves the interrupt code has been 
written to see the amount of time required for this routine 
following the Hicro-processor*s instruction set as shown in 
Table 6. This routine is supposedly stored in the 
semiconductor memory instead of in core memory to reduce the 
time required for instruction fetches. Total amount of time 
required for handling this routine was obtained as follows: 
There are total 137 states each of which is 500 ns, which 
amounts to 69.5 microseconds. There are 9 writing operations 
into the core memory each of which is 1.5 microseconds which 
totally amounts to 13.5 microseconds. Also, there are 9 read 
operations from the core memory each of which is 0.5 
microseconds, which totally amounts to 4.5 microseconds. 
Summing up these values, total 86.5 microseconds is obtained 
including memory cycle times which is faster than a time slot 
delay 110 microseconds. However- practically; the Table 
Matcher can give the next interrupt at STEP 11 of the Table 
6. Therefore, the minimum interval 68.5 microseconds be­
tween two consecutive interrupts can be obtained. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
n 
12 
13 
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6. An interrapt code saving routine 
Instruction byte state fetch memory BAM CORE 
EST 1 11 — RAM — 2W 
pasHA 1 11 1 RAM - 2» 
PaSHH 1 11 1 RAM - 2H 
LHLD INTCODE 3 17 3 RAM - 2R 
LAM 1 7 1 RAM 1W -
LHLD INTLIST 3 17 3 RAM - 2R 
LHA 1 7 1 RAM - 1» 
IN2H 1 5 1 RAM - -
SHLD IHTLIST 3 17 RAM - 2W 
EI 1 4 1 RAM - -
POPS 1 10 1 RAM - 2R 
POPA 1 10 1 RAM - 2R 
BET 1 10 1 RAM — 2R 
86 
As mentioned earlier, the Micro-processor is also used 
for controlling data transfers to and from the devices which 
are connected to the interface. Four different kinds of pe­
ripheral devices can be directly attached to the interface, 
through the Hiero-processor, without the aid of any other 
processors. These are card readers, teletypes, line printers 
and CRT displays. The Micro-processor serves these peripher­
al devices on a character by character interrupt basis. 
Considering the speed requirements and operational 
characteristics of these peripheral devices, overall 
priorities are assigned to the interrupts given by these 
devices as shown in Table 7. 
Table 7. Interrupt priorities 
Priority Type of INTERRUPT 
6 shut-down, start-up procedure 
5 Table Matcher normal IHT 
4 card reader 
3 CRT display 
2 teletype (TTY) 
1 line printer 
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A sample program which moves a character between the 
core memory and a peripheral device, similar to the interrupt 
code saving routine, has been written as shown in Table 8. 
This routine takes 91 microseconds for execution. 
Table 8. à character transfer routine 
STEP Instruction byte state fetch memory CORE 
1 EST 1 11 — — 2W 
2 EI 1 H 1 RAH -
3 POSH& 1 11 1 RAM 2W 
4 PDSHH 1 11 1 RAM 2« 
5 JHP CON 3 10 3 RAM 
6 CON LHLD BFAD 3 17 3 CORE 3R 
7 IN DEVICE 2 10 2 CORE -
8 LHA 1 7 1 CORE 1* 
9 IHXH 1 5 1 CORE -
10 SHLD BFAD 3 17 3 CORE 2» 
11 POPH 1 10 1 CORE 2R 
12 POPA 1 10 1 CORE 2R 
13 RET 1 10 1 CORE 2R 
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Assuming typical speeds of the peripheral devices, the 
percentage usage of the Ricro-procsssor for controlling data 
transfer problems can be obtained as follows: assuming that 
there are 16 stations and 32 time slots on a loop and also 
assume that every time slot has equal probability to be used 
by a station, then on the average four interrupts (two for 
source buffers and the other two for destination buffers) 
will be sent to the Hicro-processor by the Table Matcher for 
a loop delay which is 3.3 ms. If eight different peripheral 
devices such as one card reader, one CRT display, one line 
printer and four teletypes are provided and all of these 
devices are busy for handling data transfers, then the per­
centage usage of the Hicro-processor for transferring data to 
and from these devices is obtained as follows: 
Table Hatcher 87 ps x 4/3.2 ms =0.109 
Card Reader 91 us/2.5 as =0.3 38 
Teletype (200 ps/100 ms) x 5 =0.01 
Line Printer 150 ps/2 ms =0.375 
CET display 150 ps/1.67 ms =0.09 
Total=0.32 
Therefore, the Micro-processor can still spend 68S of 
the time for its own jobs which are not time critical such as 
updating buffer status, transferring messages between the 
random access semiconductor memory and the core memory. 
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updating tables and editing messages, etc. 
Consequently, the Micro-processor is expected to be ca­
pable of handling any combination of these peripheral devices 
without the aids of any other processors. Clearly, for a 
station where a minicomputer is connected to the interface, 
these Micro-processor's control functions will be even more 
simplified. 
The block diagram of the Micro-processor and the control 
logics associated with it are shown in Figure 26. 
Physically, 80 TTL IC's are used for implementing this Micro­
processor on a 14" X 11" printed circuits board. 
Three different buses are provided to connect the Output 
Sequencer, Table Hatcher, Micro-processor and the different 
memories. The System Data Bus is a 9 bit data bus including 
one parity bit which the Output Sequencer, Table Matcher, and 
nicro-processor can use, one at a time to access the 512 
bytes semiconductor memory. The System Address Bus is a 12 
bit address bus to send memory addresses to the memory by the 
processor which gets the memory service granted. The high 
order two bits of this address bus will be used as a memory 
cycle control code to specify the memory read or write 
request. The Internal Data Bus is an 8 bit data bus to 
connect all the registers inside Table Matcher and Output 
Sequencer. Through this route, all data transfer operations 
will be performed inside the Table Matcher and between the 
Micro Address Bus 
Micro Data Bus 
Micro­
processor 
(Intel 8080) 
requests 
time out 
failure 
clock 
generator 
interrupt 
control 
Micro memory 
selection and 
control 
Figure 26. Micro-processor and controller. 
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Table Hatcher and Output Sequencer. 
The Micro-processor has its own 16 bit address bus and 8 
bit data bus to connect the Micro-processor to the core memo­
ry and also to the 512 byte semiconductor memory when the 
Micro-processor wants to access the commonly owned memory. 
In other words, the system address bus of the interface is 
connected to the address bus of the Micro-processor and the 
System Data Bus of the interface is connected to the data bas 
of the Micro-processor, to allow the Micro-processor access 
the semi-conductor memory. The bus connections among these 
processors and the memories are shown in Figure 27. 
System Maintenance 
There are some features involved in the interface which 
will be used for system debug and maintenance. During the 
normal operations of the interface, five major probable 
system malfunctions can be detected and displayed on the 
front pannel of the station. These are: 
a) PaEltz_çheck_of_the_semiçonduçtor_memor%: Whenever a 
data is stored in the semiconductor memory, an even parity 
bit is generated through a S bit parity generator and stored 
in the memory with the data. Therefore whenever a data is 
read, the retrieved 9 bit data would be checked on a 9 bit 
parity checker. 
Outq?at 
—" Sequencer 
Sysstesn Data Bus 
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512 bytes 
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figure 27. Overall system connections 
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B) Parity check o£ core memory: The same thiag is done foe 
the core memory as for the semiconductor memory. 
C) Paritz_check_on_the_S2stem_data_bus: The system data has 
is the main data path through which communication between a 
processor and the semiconductor memory can be made. The 
Table Hatcher, Output Sequencer and the Micro-processor are 
physically separated and implemented on different printed 
circuit boards and each processor has its own 9 bit even 
parity checker which will be used for checking the 9 bit 
(including one parity bit) system data bus. 
D) Mutuall2_e%clusiv2_2Eeration_suçh_as_inst2uçtign 
decoding: Only one instruction must be decoded from the 12 
bit instruction bus. This can be checked, partially, by 
applying parity checkers, 
E) Time out failure: When the Table Hatcher interrupts the 
Micro-processor, the Hicro-processor must acknowledge the in­
terrupt within a certain amount of time by sending out the 
interrupt acknowledge signal, because the Table Matcher's in­
terrupt has the highest priority. 
a. maintenance unit which is composed of a display board, 
a simulated repeater and four connector boards have been con­
structed. The display board has 300 Light Emitting Diodes 
(LEO) on it to display the contents of registers, buses and 
some other major control signals to test the interface on a 
static basis. The simulated repeater is a logically 
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simplified repeater which can be operated on a manual mode 
for testing the interface. The connector boards are used for 
connecting the various signals to the display board. 
The interface has two different operation modes. One is 
the normal mode and the other is the test mode. These are 
controlled by a switch on the front panel of the station. 
When the interface is in the normal mode, it operates in 
conjunction with the attached line repeater. Otherwise, ths 
interface is logically disconnected from the line repeater 
and is operated in conjunction with the simulated repeater. 
Therefore, the interface can be tested without disturbing the 
normal operations of the whole net. Also, an extension board 
has been constructed to extend the bus connector signals out 
of the interface system box, which will permit testing and 
probing a specific board. 
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CONCLUSIONS 
The critical parameters for interfacing a loop connected 
system have been discussed and the near optimum organization 
for the interface processor unit has been determined. The 
feasibility o£ such a system has been demonstrated on a gen­
eral and detailed basis. 
The critical parameters in the system were found to be 
the processing rates for the various table matches; this 
problem was solved by the Table Matcher which is a specially 
developed processor for high speed sequential table searching 
operations. Because of different speed requirements relative 
to interfacing, the system was organized into three main 
sections which are called the Table Matcher, the Output 
Sequencer and the Micro-processor respectively, forming a 
high speed- low cost and flexible multi-processor system. 
Partitioning the control memory into two separate parts 
depending upon the pre-defined procedures and subroutines of 
the interfacing problems appears to be a very efficient 
technique not only for the discussed system but also for any 
other systems for handling the problems to be partitioned 
into procedures and subroutines. Clearly, the number of 
partitions may be expanded depending upon the practical envi­
ronment of a system requirements. 
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Special emphasis has been made on automatic checking 
operations, partitioning control memory into two separate 
parts and the application of a Micro-processor as well as 
table manipulations and system maintenance. To provide flex­
ibility in allocating resources and in sharing the network 
facilities, the interface was designed as general as possi­
ble. Control information related with sharing resources and 
network itself can be easily modified dynamically depending 
upon the dynamic increase or decrease of the communication 
demand of a station. The restricted demand multiplexing 
technique adopted in this system allows the network itself to 
be dynamically distributed over its resources. The local 
communication capability allows the complete distribution of 
resources and facilities over the network can be physically 
implemented. The features involved in the interface insure 
that the developed general purpose interface is suitable as a 
low cost, high speed and flexible communication processor for 
handling the fairly sophisticated interfacing problems on a 
loop computer network. 
In the future, if a Hicro-processor with an order of 
magnitude increase in speed over the currently available 
micro-processors becomes commercially available, then the 
interface may be implemented with a set of the interconnected 
Micro-processors instead of using the specially designed 
processors. The number of required micro-processors ia the 
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set is greatly dependent on the boundary between generality 
and specificity of the instruction set of the future micro­
processor. Economic feasibility can be determined 
considering the required number of Micro-processors and the 
improved reliability of the emulated system. 
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APPENDIX A. FL08CHARTS OF INTERFACE OPERATIONS 
Fifteen different flowcharts provided herein define 
interface functions depending upon the processing 
•s, 
checking other processing requirements. 
requirements. In the flowchart indicates the exit for 
101 
UCT A 
INT œde 
clear 
counters 
registers 
memories 
interface 
initiated 
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Figure A5. Data transmission procedure. 
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Table Al. Data transmission procedure 
STEP Operations 
a Check the ST&TOS byte to determine if 
the incoming time slot is empty or not. 
b Determine the necessary procedurs according 
to the STATUS and OP CODE bytes if 
the STATUS byte is not empty. 
c Check the Source Buffer Status Table for a 
ready source buffer to be transmitted. 
d Store the buffer status updating information 
in Table Updating Table. 
e Check if the selected buffer is a system buffer. 
f Check the Time Slot Acknowledge Table 
for an empty time slot entry. 
g Store the Time Slot Acknowledge Table 
updating information in Table Updating 
Table and wait for transmission 
error checking. 
h Set up the address of the ready source 
buffer to be transmitted and transfer 
this buffer address to the address 
registers of the Output Sequencer and 
enable the Output Sequencer transmit the 
data in the buffer. The Output Sequencer 
will transmit the message in the buffer 
one byte at a time every 6.5 micro-seconds 
according to the proper decoding of the 
character counter and the bit counter. 
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Table A1. (continued) 
STEP Operations 
Update the source buffer status from 
'ready* to •transmitted' in the Source 
Buffer Status Table. 
Increment the Source Buffer Pointer by 
one to indicate the next source 
buffer to be checked. 
Store the time slot number used by 
that station and the source buffer 
transmitted on that time slot into the 
Time Slot Acknowledge Table. 
Clear the contents of the transmission counter. 
The transmission procedure ended. 
The interface is ready to serve 
the next time slot. 
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Figure A12. Regular message to a process. 
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Figure ai4. Retransmission of a regular message directed 
to a process. 
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Figure A14. (continued) 
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Figure A15. (continued) 
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APPENDIX B. IBSTE OCTION SET DESCRIPTIONS 
The instructions described herein, each of which is 12 
bit long, are those instructions which have been implemented 
in the actual interface processor. When appropriate, 
mnemonics are given for various instructions in addition to 
the binary code and the instruction execution times. 
Abbreviations which are used for various registers and 
counters are shown in Table B1. 
JUMP 
JMP 200 ns 
II 10 9_ 8_ 7  ^5 4 3 2 1 0_ 
I T I — - I 
1 1 1 0  1  J O M P  A D D R E S S  1  
The next instruction to be executed is in the memory lo­
cation specified by the 10 JDHP SDDSESS bits. This requires 
that the contents of ROM AR1 is immediately replaced by the 
JUMP ADDRESS. 
WAIT AND JUMP 
WJMP 150 ns 
11 10 9 8^  7 6_  ^4 3 2 1_ 0 
I ~"l I I 
1 1 I 1 I JOMP ADDRESS | 
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Table B1. Abbreviations for Registers and Counters 
Abbreviation Register/Counter 
DA Data Register A 
DB Data Register B 
DC Data Register C 
RA Address Register A 
RB Address Register B 
RC Address Register C 
OSARA Output Sequencer Address Register A 
OSARB Output Sequencer Address Register B 
SBP Source Buffer Pointer 
xniTC Transmit Counter 
STSR STATUS Register 
ROM AR1 Read Only Memory Address Register 1 
ROM AR2 Read Only Memory Address Register 2 
OSCR Output Sequencer Control Register 
TS Current Tiae Slot Nunsbsr 
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Hold the normal operations of the interface until 
transmission error on the current time slot is checked by the 
associated repeater station. When this instruction is 
decoded, the Character Counter and the Bit Counter of the as­
sociated repeater station are to be checked to determine 
whether the Table Matcher can be used by the associated 
Micro-processor for a fast table checking operations or not. 
If no transmission errors are detected, the operations are 
same as those of JUMP. 
CALL 
CALL 200 ns 
11 10 9 8 7 6 5 4 3 2 1 0 
r" I r I " I I 
I 0 I 1 I 0 I SOBROOTINE ADDRESS |H | 
I I I J I I 
Replace the contents of the ROM AR2 with the 8 SOBROO­
TINE ADDRESS bits. If the last bit (HALT fait) is set and ex­
ecution of the subroutine initiated at the SOBROUTIHE ADDRESS 
is done, hold the normal operations of the interface. 
GOTPUT SEQUENCER CONTROL 
CSC 150 ns 
10 9 8 7 6 5 a 3 2 1 0_ 
I I I I I I I I I I I I I 
I 0 I 1 I 1 I B8| 87] B6i B5| B4| B3| B2| B1 [ B0| 
This instruction controls the Output Sequencer by giving 
the necessary information of expected operations to be done 
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by the associated Output Sequencer. Only one bit out of B8, 
B7, B6 and B5 can be set at one time and only one bit out of 
B2, B1 and BO can be set at one time. When this instruction 
is decoded, the Output Sequencer saves this control informa­
tion in OSCR (Output Sequencer Control Register) until 
transmission error is checked on the time slot. The proper 
messages following this saved information are to be 
transmitted to the net by decoding the appropriate Character 
Counter and Bit Counter of the associated repeater, if no 
transmission error is detected. Otherwise, information saved 
in OSCR is invalid and therefore ignored. Each bit, BO 
through 38, indicates a specific operation as shown in Table 
B2. 
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Table B2. Mnemonics and Operations 
Bit Mnemonics Operations 
38 STF Send out xxOOOOlO for STATUS byte. 
37 STZ Send out xxOOOOOO for STATUS byte, 
B& STD Send out the contents of the STSR 
for STATUS byte. 
B5 STS Send out xxlOOOlO for STATUS byte. 
BU TAD Send out the allowed destination for the 
requested process name for 6th byte. 
B3 EOST Enable Output Sequencer to transmit 
15 bytes data in the selected source 
buffer whose beginning address is 
in OSARB and OSABA. 
B2 SI Send out xxxxxOlO for OP CODE byte. 
B1 S2 Send out xxxxxO11 for OP CODE byte. 
80 S3 Send out xxxxxllO for OP CODE byte. 
MOVE, SOURCE, DESTINATION 
MOVE, SD 200 ns 
11 10 _9 8 7 6__ b _i» 3 2 J. _ H 
I ~i T 1 ~~ï T I 
I 0 I 0 I 1 j 1 I SOURCE I DEST | 
Transfer the contents of the source register/counter 
into the destination register/counter. SOURCE and DEST are 
specified as hexadecimal codes for mnemonics. Specifications 
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ot registers and counters for SOURCE and DEST are shown in 
Table B3. 
Table B3. Register Specifications 
Binary Code Destination/Source 
0000 DA 
0001 DB 
0010 DC 
0011 RA 
0100 RB 
0101 OSARB 
0110 OSARA 
0111 TS 
1000 SBP 
1001 STsa 
ADD AND READ 
ADD/ADR 250 ns - 450 ns 
1 1  1 0  9 8 7  6 5 4 3 2  1 0  
! i i I i 1 3 1 I I i i I 
I 0 1 0 1 1 1 0 1 A1 I A2| A3J A4| _ 1 _ I RDI BT| 
Add the required number (or contents of register) to the 
contents of RB and RA on the 12 bit binary fall adder and 
store the sum back into the RB and RA. When RD (read) bit is 
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set, read one byta data from RAM location addressed by RB and 
RA and load the data into DA. The last bit is RETURN bit. 
The operations and mnemonics are shown in Table B4, 
Table B4. Mnemonics and Operations 
Bit Mnemonics Operations 
A1 ADD.AT 
or 
ADR.A1 
Add one to the contents of RB and RA 
and store the sum back into the 
RB and RA. 
A2 ADD.A2 
or 
ADR.A2 
Add three to the contents of RB and 
RA and store the sum back 
into the RB and RA. 
A3 ADD.A3 
or 
ADR.A3 
Add the contents of DA to the 
contents of RB and RA and store 
the sum back into the RB and RA. 
A4 ADD.A4 
or 
ADR.A4 
Add the high order three bits of RC 
to the contents of RB and RA and 
store the sum back into RB and RA. 
LOAD, SPECIAL SIORAGEL DESTINATION REGISTER 
LOAD, SS, DR 200 ns 
_11 10 9 ^ 7 _ 6 5 4 3_ 2 J 0_ 
! ~ ! ! ! T r " " " T ! ! 
I U 1 U i 0 I 0 I 1 1 SS I DR i RTi 
I  i  1  1  i  1  i  i  I  
Read one byte data from RAM location addressed by the 
four SS bits and the two DR bits and load the data into the 
destination register specified by the two DR bits. 
Specifications for destination registers are shown in Table 
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B5. It the upper most bit of the four SS bits is '1', then 
the high order four bits of actual RAM address are '1101*. 
Otherwise, the high order four bits of actual address are 
'0010*, Therefore nine bit actual memory address for the 512 
bytes RAM can be specified in the 6 bit code space (4 SS bits 
plus 2 D8 bits) in which the two DB bits can be also used to 
specified a destination register. For example, instruction 
000011000110 says 'read one byte data from the memory loca­
tion 110100011 and load the data into RC. 
Table 35. Specifications for DR/SR 
DR/SR Destination/Source register 
00 SB 
01 HA 
10 DA 
11 RC 
STORE, SPECIAL STORAGE, SOURCE REGISTER 
STORE, SS, SR 200 ns 
11 10_ ^  8_ 7 6 5 4 3 2 1_ 0 
I I r T" T~ ~i I T I 
! 0 1 0 I 0 I 1 1 0 I SS 1 SR I RT| 
Write the contents of the source register specified by 
the two SB bits into the RAM location addressed by SS and SR. 
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Specifications for source registers are same as LOàD and are 
also shown in Table B5. The upper most bit of the four SS 
bits is used in the same way as LOAD. For example, instruc­
tion code 000100111010 says 'write the contents of RA into 
the memory location 00101110 1*. 
The reserved locations which can be accessed by these 
instructions, LOAD and STORE, are shown in Appendix D. 
RECEIVE, n BYTES DATA 
RCV n 350ns x n (a<16) 
11 10 9 8 7 6 5_ 4 _3 _ 2 1 0_ 
i~ T I r I ""i T T " I i 
| 0 | 0 i 0 | l | 1 | 0 | 0 i  n  I R T i  
I  1  1  1  i  i  L  1  i  I  
Receive n bytes of data from the number two 16 bytes 
buffer and store these n bytes data into the n consecutive 
memory locations of the selected destination buffer. The 
initial address is currently stored in 53 and SA. This in­
struction initiate a seguence of operations as follows: Read 
one byte data from the no. 2 16 bytes buffer, load the data 
into DA, write the contents of DA into the memory location 
addressed by RB and RA and increment the contents of RB and 
RA by one and repeat these operations until the required n 
bytes of data are all stored in the proper memory locations. 
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BOB. Nth BYTE 
BCB N 200 ns 
i i I I 1 I 1 I I I | 0 | 0 | 0 | 1 | 1 1 0 I 1 |  B U F F E R  A D D R E S S !  R T |  
I  J  i  i  J  J  1  1  i  1  
Read one byte data from the number 2 16 bytes buffer lo­
cation addressed by the four BUFFER ADDRESS bits and load the 
! 
data into DB. 
UPDATE DA 
T" 
150 ns 
8 7 6 5 i 3 2 1 0_ 
I I I I 1 i I I I I ! 
I 0 I 0 I 0 I 1 I 1 I 1 I 0 I 0 I DA-UP I RT| 
I  1  i  i  i  J  L  i  i  1  I  
Update the contents of DA according to the three DA-UP 
bits as shown in Table B6. 
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Table B6. UPDATE DA Mnemonics and Operations 
DA-OP Mnemonics Operations 
000 
001 
010 
Oil 
100 
101 
110 
1 1 1  
DA(OO) 
DA(01) 
DA(11) 
DA (100) 
DA(OIO) 
DA(OOI) 
DA(SC) 
DA(DT) 
XXXXXXOO 
xxxxxxOI 
xxxxxxl1 
1OOxxxxx 
0lOxxxxx 
OOlxxxxx 
Replace the low order 4 
bits of DA with the low 
order 4 bits of DB. 
Replace the high order 4 
bits of DA with the low 
order 4 bits of DB. 
READ/WRITE 
200 ns 
11_ 10 9_87 6 5 4 3 2 1 0 
I I I i F I T T T I 
I 0 I 0 I 0 I 1 I 1 I 1 I 0 I 1 I READ/HRITEI BT| 
WHEN THE READ/WRITE bits are 000, reading one byte data 
from memory is performed as follows: Bead one byte data from 
the memory location addressed by BB and BA ani load the data 
into DA. 
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When the READ/WRITE bits are 001, writing one byte data 
into memory is performed as follows: Write the contents of 
DA into the memory location addressed by RB and RA. 
UPDATE STATUS REGISTER 
200 ns 
11 10 8 7_ 6_ 
j"" T~ 
b 4 i 2 1 0_ 
I ! 1 I ! I r I ~ 1 T ""! | 0 | 0 1 0 | 1 | 1 | 1 | 1 | 0 |  U P D A T E  I  R T |  
Update the contents of STSR according to the three 
UPDATE bits as shown in Table 37. 
Table 37. UPDATE STATUS Mnemonics and Operations 
UPDATE Mnemonics Operations 
000 
0 0 1  
010 
Oil 
100  
SU1 
SU2 
SU3 
SD4 
SU5 
xxxxxlxx (MACK; 1) 
xxxixxxx (ACK; 1) 
xxxlxlxx (NACK, ACK; 1) 
xxxlxOxx (NACK; 0, ACK; 1) 
xxOlxxxx (SPECIAL; 0, ACK; 1) 
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CHECK 
300 ns 
1 1  1 0  9  8 7  6 b U J 2  1 0  
I I I I I I I I I il 
1 0 I 0 I 0 1 1 I 1 I 1 1 1 I 1 I CK I RT| 
1  i  1 i  i  J  1  1  i  i  I  
Do checking operations according to the three CK bits as 
shown in Table B8. When the last bit (return bit) is set and 
any required match has been found, then SOBROOTINE ROM is 
disabled and the PROCEDURE S CM is activated. 
Host of these checking instructions require two-way 
branch-out depending upon the match and non-match of the 
checking result. However, one instruction, CK2, requires 
three-way branch-out depending upon the information checked. 
For those two-way branch-out instructions, the next instruc­
tion to be executed is to be fetched from the memory address 
obtained by incrementing the current address by one or two 
depending upon the non-match or match of the checking respec­
tively. For the three-way branch-out instruction, the next 
instruction to be executed is to be fetched from the memory 
address obtained by incrementing the current address by one-
two or three depending upon the information checked. 
For both cases, the memory address is automatically 
incremented to get the proper memory address of the next in­
struction to be executed depending upon the type of checking 
instruction and the result of checking. 
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Table B8. CHECK Mnemonics and Operations 
CK Mnemonics Operations 
CK1 Check match between DA 
and DB. 
CK2 Check the low order two 
bits of DA for 00, 01, 11. 
CKAB Check the high order three bits of 
DA for 100, 010 and 001. 
CROP Check the low order three bits of 
DA for 100. 
CKXHITC Check XHITC (Transmission 
counter) for 0100. 
ENABLE TABLE MATCHER 
400ns X table size 
8 7 6 5 4 3 2 1 0_ 
I  I  I  I  I  I  I  I I  I I  | 0 | 0 | 0 | 0 | 0 ) 0 ; 0 | 1 |  E T H  I  R T |  
Activate the Table Matcher for automatic table checking 
operations according to the three ETM bits as follows. 
When ETM bits are 000 (ETM A) , the following operations 
are performed: Activate the Table Matcher to check the match 
between DB and the data in BAM location addressed by S3 and 
BA. The number of entries to be checked is stored in the low 
order 5 bits of BC and an entry increment for calculating the 
000 
0 0 1  
0 1 0  
Oil 
100 
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next memory address is in the high order three bits of SC. 
In short, this instruction enables the Table Matcher to do 
automatic checking following read-check-increment sequence of 
operations until either a match is found or the total re­
quired number of checks are done. 
When ETB bits are 001 (ETM B), following operations are 
performed: Activate the Table Matcher to find the low order 
two bits of DA for 01. The first data to be checked is 
stored in the RAM location addressed by RB and RA. The num­
ber of entries in the table to be checked and the entry in­
crement are stored in RC in the same way as ETM A. In short, 
this instruction enables the Table Matcher to do automatic 
checking following read-check-increment sequence of 
operations until either 01 in the low order two bits of DA is 
found or the total required number of checks are done. 
CLEAR REGISTER/COUNTER 
150 ns 
J1 10 _9 8 7 6 5 4 _3 2 1 0 
r "( ~T Î I l" ~T T l" "l 
) 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  C L R  I  R T |  
Replace the contents of registers or counters specified 
by the three CLR bits with zero as shown in Table B9. 
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Table B9. CLEAR Mnemonics and Operations 
CLR Mnemonics Operations 
000 CLR DA Replace the contents of DA with 0. 
001 CLE DB Replace the contents of DB with 0. 
010 CLR XMITC Replace the contents of XMITC with 0 
oil CLR SBP Replace the contents of SBP with 0. 
SHIFT OA 
150 ns 
11 10 9 8 7 6 5 H 3 2 1 0 
I I I I I I I I I i i 
1 0 | 0 | 0 | 0 | 0 | 0 | 1 1 1 1  S H F  I  R T l  
Shift the contents of DA according to the three SHf bits 
as shown in Table BIO. 
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Table BIO. SHIFT DA Mnemonics and Operations 
SHE Mnemonics Operations 
000 SHIFT A Shift the contents of DA one bit 
to the left (low order bit 
to high order bit direction) 
with incoming carry M'. 
001 SHIFT B Shift the contents of DA one bit 
to the left (low order bit 
to high order bit direction) 
with incoming carry '0*. 
INCREMENT COUNTER 
150 ns 
11 10 1 _ 8 7 ^ 5_ a 3 2 _2_ 0_ 
I I T~ ~r ~T T~ T~ T~ I ~ ~~ T"" I 
I  0  I  0  I  0  I  0  ;  0  I  1 1 0 1 0 1  I N C  I  R T l  
!  L  i  1  1  i  i  i  J L  1  I  
Increment the contents of the counter specified by the 
three INC bits by one as shown in Table B11. 
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Table BU. INCREMENT COUNTER Mnemonics and Operations 
INC Knemonics Operations 
000 INC SBP Increment the contents of 
SEP by one. 
001 INC XMITC Increment the contents of 
XHITC by one. 
INTERROPT 
150 ns 
1 1  1 0  9 8 7  6 5 4 3 2  1 0  
I I I i ] I I i I I I 
1 0 | 0 J 0 1 0 | 0 | 1 ) 0 | 1 |  I N T  I  R T l  
Interrupt the Micro-processor according to the three INC 
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Table B12. INTERRUPT Mnemonics and Operations 
INT Mnem onics Operations 
000 INT A Interrupt the Micro-processor 
for either shut-down procedure 
or start-up procedure. 
001 INT B Interrupt the Micro-processor 
for either source or destination 
buffer or both. 
010 INT C Interrupt the Micro-processor 
to inform the results of a table 
checking when the Table Matcher 
has been used on Micro-processor's 
table checking operations. 
HALT 
HALT 50 ns 
11 10 9 8 2 ^ 4 3 _ 2 _ 1 0_ 
I I T I I T" T~ T"~ T T "T" I i | 0 | 0 | 0 | 0 ] 0 ; 0 | 0 | 0 | d | d ; d | 0 |  
stop the normal operations of the interface immediately 
in the same way as the case in which the last bit (halt bit) 
of CALL instruction is set when the accessed subroutine exe­
cution is done. When the interface is in a hold state by 
decoding this instruction, the Character Counter and Bit 
Counter in the associated repeater are to be checked to de­
termine whether the Table Hatcher can be used by the associ­
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ated Micro-processor for a fast table checking operations. 
The 'd's in bits 3, 2, 1 are don't care bits. 
RETURN 
RTN 50 ns 
n  1 0 9 8 7 5 5 4 3 2  1 0  
1 I I 1 I I 1 1 1 ! I I I | 0 | 0 l 0 | 0 ! 0 | 0 l 0 | 0 | d | d | d l 1 |  
I i J i i___j i I i 1 i i I 
Activate the procedure ROM and disable the subroutine 
ROM same as the case in which the last bit (return bit) is 
set tor the instructions whose last bit is return bit when 
the required instruction execution is done. 
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APPENDIX C. DESCRIPTIONS OF BASIC SUBROUTINES 
Processing requirements of forty two basic subroutines 
stored iii the 256 bytes (12 bit per byte) are described 
herein. The notations used for these basic subroutines are 
same as shown in the simplified flowcharts in Appendix E. 
For explicit descriptions, special storage locations in the 
reserved area are denoted as hexadecimal codes as specified 
in Appendix D if necessary. 
X_1; Save TSAT updating information in TUT after a match is 
found. 
a) Store time slot number updating information in 80, 
81 and 82. 
b) Store assigned buffer updating information in 90, 91 
and 92. 
c) Store the source buffer number in 02. 
X2; Save TSAT updating information in TUT after an empty lo­
cation in TSAT is found. 
a) Store time slot number updating information in 80, 
81 and 82. 
b) Store the selected source buffer nuaber {contents of 
Source Buffer Pointer) updating information in 90, 91 
and 92. 
X3: Save S3ST updating information in TOT after a ready 
source buffer is found. 
a) Store the source buffer status updating information 
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in AO, A1 and A2. 
b) Store the source buffer number in 02. 
X4; Save DBST updating information in TUT after a required 
destination buffer status is found. 
a) Store the destination buffer status updating infor­
mation in BO, 31 and B2. 
X5: Save the contents of registers temporarily. 
a) Store the contents of RB, RA, DA and RC in FO, F1, 
F2 and F3 respectively. 
b) Store Allowed Destination in 22. 
X6: Save PNT updating information in TUT if the contents of 
the allowed source byte is zero. 
a) Store the allowed source updating information in CO, 
CI and C2. 
Note: This routine is used only for a regular message 
to a process naze. 
X7: Save the destination buffer number assigned to the al­
lowed destination in 12. 
X8: Store system destination buffer number in 12. 
X9: Set up the beginning address of the selected source buf­
fer. 
a) Load the source buffer number, in 02, into DA. 
b) Load the beginning address of SEAT, in 50 and 51, 
into RB and RA respectively. 
c) Calculate the source buffer address properly. 
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XII: Set up the beginning address of the selected destina­
tion buffer. 
a) Load the destination buffer number, in 12, into DA. 
b) Load the beginning address of DBAT, in 60 and 61, 
into RB and RA respectively. 
c) Calculate the destination buffer address properly. 
X12: Set up the SOOHCE byte address of the selected destina­
tion buffer. 
a) Load the destination buffer number, in 12, into DA. 
b) Load the beginning address of DBAT, in 60 and 61, 
into RB and RA respectively. 
c) Calculate the destination buffer address. 
d) Calculate the SOURCE byte address of the buffer 
properly. 
X13: Set up the OP CODE byte address of the selected source 
W f 
a) Load the source buffer number, in 02, into DA. 
b) Load the beginning address of SBAT, in 50 and 51, 
into RB and RA respectively. 
c) Calculate the source buffer address. 
d) Calculate the OP CODE byte address of the source 
butter properly. 
X14: Check the allowed source for zero. 
X15: Check the allowed source for SOURCE byte of the incom­
ing time slot. 
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X16: Check DBST. 
a) Load the beginning address of DBST, in 40 and 41, 
into RB and RA respectively. 
b) Load the destination buffer number, in 12, into DA. 
c) Calculate the address of the required destination 
buffer status to be checked. 
d) Check the destination buffer status. 
X17: Load the contents of registers, which were saved tempo­
rarily, back into the associated registers. 
a) Load the contents of FO, F1, F2 and F3 into RB, RA, 
DA and RC respectively. 
b) Prepare for continuing the table checking 
operations. 
X18a: Update time slot number of TSAT. 
a) Load the contents of 80, 81 and 82 into RB, RA and 
DA respectively. 
b) Write the contents of DA into the memory location 
addressed by RB and RA. 
X18b: Update the assigned buffer of TSAT. 
a) Load the contents ot 90, 91 and 92 into RB, RA and 
DA respectively. 
b) Update the high order three bits of DA to 100. 
c) Write the contents of DA into the memory location 
addressed by RB and RA. 
X18c; Update an assigned buffer of TSAT. 
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a) Load the contents of 90^ 91 and 92 into RB, RA and 
DA respectively. 
b) Update the high order three bits of DA to 010. 
c) Write the contents of DA into the memory location 
addressed by RB and RA. 
X18d: Update an assigned buffer in TSAT. 
a) Load the contents of 90, 91 and 92 into RB, RA and 
DA respectively. 
b) Update the high order three bits of DA to 001. 
c) Write the contents of DA into, the memory location 
addressed by RB and RA. 
X18e: Update an assigned buffer in TSAT. 
a) Load the contents of 90, 91 and 92 into RB, RA and 
DA respectively. 
b) Update the high order three bits of DA to 000. 
c) Write the contents o£ DA into the memory location 
addressed by RB and RA. 
X18f: Update SBST, 
a) Load the contents of AO, A1 and A2 into RB, RA and 
DA respectively. 
b) Write the contents of DA into the memory location 
addressed by RB and RA. 
XI8q; Update DBST. 
a) Load the contents of BO, B1 and B2 into RB, RA and 
DA respectively. 
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b) Write the contents of DA into the memory location 
addressed by BB and RA. 
X18h; Update the allowed source byte in PUT. 
a) Load the contents of CO, CI and C2 into RB, RA and 
DA respectively. 
b) Write the contents of DA into the memory location 
addressed by RB and RA. 
X19: Store an interrupt code for a source buffer. 
a) Load the contents of 0 2 into DA. 
b) Generate a proper interrupt code. 
c) Store the interrupt code into 32. 
X20: Store an interrupt code for a destination buffer. 
a) Load the contents of 12 into DA. 
b) Generate a proper interrupt code. 
c) Store the interrupt code into 32. 
X21a: Store an interrupt code to inform that the Table 
Matcher found a match for the Micro-processor's table 
checking operations. 
a) Generate a proper interrupt code. 
b) Store the interrupt code into 52. 
X21b: store an interrupt code to inform that the Table 
Matcher could not find a match for the Micro-processor's 
table checking operations. 
a) Generate a proper interrupt code. 
b) Store the interrupt code into 52. 
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X21c: Store an interrupt code for activating the Micro­
processor to initiate the shut-down procedure after detecting 
a power failure. 
a) Generate a proper interrupt code. 
b) Store the interrupt code into 52. 
X21d: Store an interrupt code for activating the Micro­
processor to initiate the start-up procedure when power 
becomes normal. 
a) Generate a proper interrupt code. 
b) Store the interrupt code into 52. 
X23: Prepare for checking the acknowledged time slots in 
TSaT. 
a) Load the contents of 00 and 01 into RB and SA re­
spectively. 
b) Load the contents of 03 into RC. 
c) Replace the contents of DB with the current time 
slot number. 
X24: Prepare for checking an empty time slot location in 
TSAT. 
a) Load the contents of 00 and 01 into RB and RA re­
spectively. 
b) Load the contents of 03 into RC. 
c) Clear the contents of DB. 
X25: Prepare for checking process names in PNT. 
a) Load the contents of 10 and 11 into RB and RA re-
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spectively. 
b) Load the contents of 13 into RC. 
c) Load the DESTINATION byte of the time slot into DB. 
X26: Prepare for checking allowed destinations in &DT. 
a) Load the contents of 2 0 ,  21 and 23 into RB, RA and 
RC respectively. 
b) Load the DESTINATION byte of the current time slot 
into DB. 
X27: Prepare for checking S EST to find a ready source buffer 
to be transmitted. 
a) Load the contents of 30, 31 and 33 into SB, RA and 
RC respectively. 
X28: Access the argument list to obtain checking 
informations when the Table Matcher is used for checking a 
table on the Micro-processor's request, 
a) Load the contents of FO, Fl, F2 and F3 into SB, RA, 
DA and RC respectively. 
b) Replace the contents of DB' with the contents of DA. 
X29: Load the updated STATUS byte and the following 5 bytes 
of returning message into the original source buffer. 
X30: Load the updated STATUS byte, the following 4 bytes of 
returning message and the allowed destination into the origi­
nal source buffer. 
a) Write the updated STATUS byte into the RAM location 
addressed by RB and RA. 
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b) Receive 4 bytes of returning message (OP CODE, DES­
TINATION, SOURCE, SEQUENCE) into the consecutive 4 bytes 
of memory locations. 
c) Load the contents of 22 into DA. 
d) Write the contents of DA into the 6th byte of the 
original source buffer. 
X31 : Return memory location where the Table Hatcher found a 
match for the Micro-processor's checking request. 
a) Store the contents of RB and RA into the memory lo­
cation DO and D1 respectively. 
X32: Load allowed destination into DA and replace the 
contents of DC with the contents of DA. 
a) Load the contents of 22 into DA. 
b) Replace the contents of DC with the contents of DA. 
X33: Load the updated STATUS and the following 14 bytes in-
cosing sessags into the selected destination buffer. 
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APPENDIX D. SPECIAL STORAGE 
The reserved locations in RAM described herein are those 
which are being used as special storages. Each reserved lo­
cation is used for specific purpose, mostly for the temporary 
data storage. Total 64 bytes out of 512 bytes RAM are re­
served for this purpose. In this way, significant amount of 
hardware involved in designing the interface can be saved by 
reducing the number of scratchpad registers inside the 
interface. 
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Table D1. Reserved locations for TAT, TUT and IIT 
TYPE address ss register Usage 
TAT 001000000 0 0 HB beginning address of TSAT 
TAT 001000001 0 1 RA 
TOT 001000010 0 2 DA source buffer number 
TAT 001000011 0 3 EC no. of entries and an entry 
increment in TSAT 
TAT 001000100 1 0 RE beginning address of PNT 
TAT 001000101 1 1 RA 
TUT 001000110 1 2 DA destination buffer number 
TAT 001000111 1 3 EC no. of entries and an entry 
increment in PNT 
TAT 001001000 2 3 BB beginning address of ADT 
TAT 001001001 2 1 RA 
TUT 001001010 2 2 DA allowed destination 
TAT 001001011 2 3 RC number of entries and an eni 
increment in ADT 
TAT 001001100 3 0 RB beginning address of SBSX 
TAT 001001101 3 1 RA 
IIT 001001110 3 2 DA interrupt code for 
source/destination buffer 
TAT 001001111 3 3 RC no. of entries and an entry 
increment in SBST 
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Table D1. (continued) 
TYPE address ss register Osage 
TAT 001010000 4 0 BB beginning address of DBST 
TAT 001010001 4 1 BA 
001010010 4 2 
001010011 4 3 
TAT 001010100 5 0 BB beginning address of SBAT 
TAT 001010101 b 1 RA 
IIT 001010110 5 2 DA interrupt code for start-up. 
shut-down procedures and allowing 
Table Matcher to Micro-processor 
001010111 5 3 
TAT 001011000 6 0 RB beginning address of DBAT 
TAT 001011001 6 1 BA 
001011010 S 2 
0010:1011 6 3 
IIT 001011100 7 0 RB beginning address of a table 
IIT 001011101 7 1 RA 
IIT 001011110 7 2 DA data to be compared 
IIT 001011111 7 3 BC no. of entries and an entry 
increment 
argument list for Micro-processor 
171 
Table D1. (continued) 
TYPE address SS register Usage 
TUT 110100000 8 0 RE time slot number updating 
TUT 110100001 3 1 RA information for TSAT 
TUT 110100010 8 2 DA 
110100011 8 3 
TUT 110100100 9 0 RB assigned buffer updating 
TUT 110100101 9 1 RA information for TSAT 
TUT 110100110 9 2 OA 
110100111 9 3 
TUT 110101000 A 0 RB source buffer status updating 
TUT 110101001 A 1 RA information for SBSI 
TUT 110101010 A 2 OA 
A 3 
TUT 110101100 B 0 RB destination buffer status 
TUT 110101101 B 1 RA updating information for DBST 
TUT 110101110 B 2 DA 
110101111 B 3 
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Table D1. (continued) 
TYPE address SS register Osage 
TOT 1 1 0 1 1 0 0 0 0  c 0  RB allowed source updating 
TOT 1 1 0 1  1 0 0 0 1  c 1  HA information for PNT 
TOT 1 1 0 1 1 0 0 1 0  c 2 DA 
1 1 0 1 1 0 0 1 1  c 3 
IIT 1 1 0 1 1 0 1 0 0  D 0  RB interrupt data return 
IIT 1 1 0 1 1 0 1 0 1  D 1  RA for Micro-processor's job 
1 1 0 1 1 0 1 1 0  D 2 
1 1 0 1  1 0 111 D 3 
1 1 0 1 1 1 0 0 0  E 0  
n o i l  1 0 0 1  E 1  
1 1 0 1 1  1 0 1 0  E 2 
n onion T? 3 
TAT 1 1 0 1 1 1 1 0 0  F 0  RB temporary saving area 
TAT 1 1 0 1  1 1 1 0 1  F 1  RA for 5B, RA, DA and RC 
TAT 1 1 0 1  1 1 1 1 0  F 2 DA 
TAT 1 1 0 1 1 1 1 1 1  F J RC 
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APPENDIX E. SIMPLIFIED FLOWCHARTS 
The flowcharts shown in Appendix A are simplified 
applying the basic subroutines and the instructions shown as 
mnemonics according to the STATUS and OP CODE byte described 
in Appendix C and Appendix B respectively. The processing 
requirements for different procedures are combinations in 
Table 3 and seme other requirements. 
17a 
power failure 
detected initiated 
X28 X21 
X21 
No 
INT A 
INT A Yes 
X23 —-( LOOP } X31 X21 
3 X21 INT C ETM A 
Yes 
XI INT C 
OS 
END 
Figure 21. Start-up, shut-dcwn and TMMC procedures. 
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START 
error and log 
bit set 
X27 X23 
No 
EIM B EIM A 
Yes 
X3 XI 
CLR DB No CKAB OS 
21 
Yes 
DA(00) No X13 
OS 
22  ^Yes 
X24 X24 
No 
END EIM A EIM A 
Yes Yes 
OS OS 
X2 
Figure E2. Data transmission and error procedures. 
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DA(Ol) 
CK XMITC 
Figure E3. Broadcasting message. 
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11 Yes 
No 
OS 
OS 
X16 X12 
X8 
SU3 
SU2 SU3 
SU2 
DA(Ol) 
VI 1 I 
X33 
0; 
figure E3. (continued) 
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BIM A EIM A HUM A 
EaM A BIM A 
CK XMITC 
Yes 
00 
SU2 
DA(Ol) - X4 Xll X33 
Figure E4. System message to a process. 
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X25 
No 
BIM A 
lYes 
X8 
SU3 11 X16 01 X12 Yes SU2 
mo 
SU2 
DA (01) 
X4 
Xll 
END 
X33 
© 
Figure E4. (continued) 
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C 
Em A 
EIM A 
DA(11) 
DA(11) DA(ll) 
( ) 
X25 4, No EIM A 
rYes 
XI 
X25 
EIM A 
Yes 
No 
I I 
X8 
I V 
X16 
IE 
ii_/ 
GO 
DA (11) 
X4 
I Yes 
X12 
No 
Figure E5. Special messages. 
181 
G2 
m 
Yes 
m 
No 
Yes 
OS 
No 1 X12 
END 
Yes 
OS 
11 
OS 
X16 
X4 
X4 
X16 
X8 
X23 
X8 
XI 
X12 
DA(OO) 
EIM A 
Figure E5. (continued) 
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B5 B4 B2 
No 
No No 
Yes 
Yes Yes 
11 
01 END 
OS 
No 
na m ^ iYes no 
X16 OS 
OS 
SU3 
X8 
XI 
X26 
XI 
Xll 
X26 
XB 
X16 
X23 
X4 
X23 
X4 
Xll 
X33 
X33 
EIM A 
SU3 
SU2 
EIM A 
SIM A 
SU2 
Figure E6. System message tc a device address. 
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START 
E5 E4 E3 E2 
No 
Yes Yes 
OS 
END 
No 
i Yes 00 
SUB 
X7 
X33 Xll 
X17 X4 
X16 
XI 
X23 
X6 
X23 
X14 
X5 OS 
XI 
X25 
SU4 
EIM A 
DA (11) 
SUl 
EIM A BTM A 
Figure E7. Regular message to a process. 
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No EIM A 
Yes 
X17 
No X14 
11 
X4 
X16 
X6 
X33 OS 
X25 
Xll 
X5 
DA (11) 
SU4 
SUl 
SUS 
OS 
Figure E7. (continued) 
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E6 
X23 
No X25 BIM A 
Yes 
No XI 
EÏM A 
Yes 
X25 X5 
No 
EM A X15 
1 Yes 
X5 20 SU5 
No 
X15 X17 OS 
Yes 
S05 
OS 
18 
figure E8. Retransmission of a regular message to a process. 
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START 
A2 A5 A4 A3 
X23 X23 
No No EIM A EIM A 
I Yes Yes 
XI XI 
X26 OS END 
No EflM A 
Yes DA (11) 
X15 SUl 
Yes 
X4 
X7 
Xll 
01 
X16 SU3 
OS X33 
SU2 
Figure £9. Regular message to a device address 
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SUl 
© 
ETIM A 
NÔ 
No X15 
1 Yes 
X7 
SU3 
01 
X16 
00 
SU2 
DA (11) 
X4 
Xll 
1 
 ^ END  ^
I ! 
X33 OS 15 
Figure E9. (continued) 
OS OS OS OS OS OS 
STO STU STF STF STZ STF 
INC S3 X9 X18 XMITC 
X18 X29 X18 
X18 X19 
X18 X18 END 
figure E10. Continuing procedures after no transmission 
errors are detected. 
lOT B 
INT B 
INT B 
X18 
a 
X] 
€ 
.8 
î 
œ 
Figure E10. (continued) 
© 
X18 
g 
STZ 
X9 
X29 
X19 
X18 
g 
X20 
INT B 
XIB 
a 
X18 
e 
STO 
jas 
)J20 
2m B 
/ 
END X. 
Figure ElO. 
OS 
STZ 
X 32 
X9 
X30 
X 19 
X18 
X18 
X18 
X18 
X18 
X20 
X20 
X18 
X32 
INT B 
STU 
TAD 
iwr B 
(continued) 
OS 
18. 
SI'Z 
X9 
X30 
mr B 
snu 
TAD 
X32 
X].8 X18 
cl e 
© 
STP 
END 
BOST 
X9 
MOVI ] 46 
MOVI ] 35 
OS 
22 
BOST 
STS 
X9 
MOVI ] 46 
MOVI 3 35 
Figure ElO. (continued) 
OS 
INC SBP 
MOVE 35 
MOVE 46 
EOST 
OS 
X18 
X18 
X18 
INC SBP 
MOVE 46 
EOST 
INC 
XMITC 
MOVE 35 
I'igure ElO. 
JUMP to LOOP 
X18 
f 
X18 
a 
X18 
e 
(continued) 
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APPENDIX F. CONTROL PROGRAMS 
The control programs loaded into two separate program­
mable read only memories are obtained following the 
simplified flowcharts in Appendix E and the instructions de­
scribed in Appendix B. These sequences of instructions 
govern the Table Matcher operations as well as all the major 
interface operations described earlier. Two different parts, 
one tor procedures and the other for basic subroutines, are 
shown separately. 
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Procedures 
0 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
2 1  
22 
23 
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JMP START 
JMP SD 
JMP TMMC 
JMP H5A 
JMP H4& 
JMP H2A 
JMP F5A 
JMP F4A 
JMP F2A 
JMP C2A 
JMP D2A 
JMP G2A 
JMP B54A 
JMP 32A 
JMP E5A 
JMP S2 34A 
JMP E6A 
JMP A2A 
JMP A345A 
JMP XMIT 
JMP ERROR 
100000011000 
100000011011 
100000100010 
100000101100 
100000111110 
100001000011 
100001011011 
100001101100 
100001110001 
10000 1111101 
100010010101 
100010101010 
100011000010 
100011000111 
100011101001 
10001 110 1110 
100100100000 
100100110110 
100101100000 
100101100101 
100101110111 
24 
2b 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
38 
39 
40 
41 
42 
43 
44 
45 
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STABT CALL X21D 
INT a 
HALT 
SD CALL X21C 
INT A 
LOOP CALL X23 
ET1Î A 
«JHP 0S25 
CALL XI 
RJMP 0S12 
TMMC CALL X 28 
ETH A 
JHP A9 
. CALL X31 
CALL X21A 
I ST C 
HALT 
A9 CALL X21B 
INT C 
HALT 
H5A CALL X23 
ETH A 
JHP A1 
CALL XI 
0 10101101000 
000001010000 
OOOOOOOOOOOO 
010101010010 
000001010000 
0 1 0 1 0 1 1 1 0 1 1 0  
000000010000 
110111111010 
010000000000  
110110101111 
010110101010 
000000010000 
100000101001 
0 10111001000 
010101000100 
000001010100 
oooooooooooo 
0  1 0 1 0 1 0 0 1 0 1 0  
000001010100 
oooooooooooo 
0 1 0 1 0 1 1 1 0 1 1 0  
000000010000 
100001001001 
0 10000000000 
48 
49 
50 
51 
52 
53 
54 
55 
56 
57 
58 
59 
60 
61 
62 
63 
64 
65 
66 
67 
68 
69 
70 
71 
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CALL X8 
CALL X16 
JMP B1 
JHP B1 
S02 
DA (01) 
CALL X4 
CALL X 11 
CALL X33 
WJHP 0S1 
B1 S03 
CI CK XHITC 
WJHP 0 53 
WJHP 0S4 
H4A CALL X23 
010001011100 
010011001100 
100000111010 
100000111010 
000111100010 
000111000010 
010000111100 
010001111000 
010111010010 
1 10110000010 
000111100100 
000111111000 
110110001100 
110110001111 
010101110110 
JMP A1 
CALL XI 
JMP CI 
H2A CALL X23 
ETH A 
JMP A1 
CALL XI 
CALL XB 
100001001001 
0 10000000000 
100000111011 
010101110110 
000000010000 
100001001001 
010000000000 
0 10001011100 
72 
73 
74 
75 
76 
77 
78 
79 
80 
81 
82 
83 
84 
85 
86 
8? 
88 
89 
90 
91 
92 
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HJHP 0S2 
Al CALL X8 
CALL X16 
JMP D1 
JMP El 
SU2 
DA (01) 
CALL X4 
CALL X11 
CALL X33 
WJMP 0S5 
D1 S03 
HJMP 0S6 
El CALL X12 
JMP F1 
502 
WJMP 0S6 
F1 SO 3 
WJMP 036 
F5A CALL X 23 
ETS A 
JMP A2 
CALL XI 
CALL X25 
110110000101 
010001011100 
010011001100  
1 0 0 0 0 1 0 1 0 0 1 1  
100001010101  
000111100010 
000111000010 
010000111100 
010001111000 
0 10111010010 
110110010001 
000111100100 
1 1 0 1 1 0 0 1 0 0 1 1  
0 10010001100 
100001011001 
000111100010 
110110010011 
000111100100 
1 10110010011 
010101110110 
000000010000 
1 0 0 0 0 1 1 1 1 0 0 1  
010000000000 
0 10110001010 
96 
97 
98 
99 
100  
101 
102 
103 
104 
105 
106 
107 
108 
109 
110 
m 
1 1 2  
113 
114 
115 
116 
117 
118 
119 
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ET M A 
wjHP ose 
B2 CALL X8 
CALL X 16 
JHP B1 
JHP B1 
SU2 
DA (01) 
CALL X4 
CALL X11 
CALL Ï33 
aJHP 0S7 
F4A CALL X23 
ET M A 
JHP A2 
CALL X 1 
JHP Cl 
F2A CALL X23 
ET H A 
JHP A2 
CALL XI 
CALL X25 
ET M A 
HJMP 0S2 
000000010000 
1 10110011000 
0 1 0 0 0 1 0 1 1 1 0 0  
0 10011001100 
1 0 0 0 0 0 1 1 1 0 1 0  
100000111010 
000111100010 
000111000010 
010000111100 
0 1 0 0 0 1 1 1 1 0 0 0  
0 1 0 1 1 1 0 1 0 0 1 0  
110110010101 
0 1 0 1 0 1 1 1 0 1 1 0  
000000010000 
100001111001 
Q 10000000000 
100000111011 
010101110110 
000000010000 
100001111001 
010000000000 
010110001010 
000000010000 
1 10110000101 
120 
121 
122  
123 
124 
12b 
1 2 6  
127 
128 
129 
130 
131 
132 
133 
134 
13b 
136 
137 
138 
139 
140 
141 
142 
143 
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JMP B2 100001100010 
A2 CALL X25 010110001010 
ETR A 000000010000 
HALT 000000000000 
JMP A1 100001001001 
C2A CALL X 23 010101110110 
ETM A 000000010000 
JMP A3 100010001011 
CALL XI 010000000000 
CALL X8 010001011100 
CALL X16 010011001100 
HALT 000000000000 
JMP B3 100010000110 
HALT 000000000000 
B3 DA (11) 000111000100 
CALL *4 010000111100 
CALL X 12 010010001100 
HALT 000000000000 
WJMP 0 59 110110011010 
A3 CALL X8 010001011100 
CALL X16 010011001100 
HALT 000000000000 
JMP C3 100010001111 
HALT 000000000000 
144 
145 
146 
147 
148 
149 
150 
151 
152 
153 
154 
155 
156 
157 
158 
159 
160 
161 
162 
163 
164 
165 
166 
167 
201 
C3 DA (11) 
CALL X4 
CALL X12 
HALT 
WJMP OSIO 
D2A CALL X 23 
ETH A 
JMP SI 
CALL XI 
CALL X25 
ETH A 
WJMP 0S2 
CALL X8 
CALL X16 
WJMP 0S2 
JnP D3 
WJMP 0 52 
Di DA (11) 
CALL X4 
CALL X 12 
WJMP 0S2 
WJMP 0S9 
SI CALL X25 
ETH A 
00011 1000 100 
0 1 0 0 0 0 1 1 1 1 0 0  
010010001100  
000000000000 
1  1 0 1 1 0 1 0 0 0 1 1  
0 1 0 1 0 1 1 1 0 1 1 0  
000000010000  
100010100110 
010000000000 
010110001010 
000000010000 
110110000101 
010001011100 
010011001100 
110110000101 
100010100001 
1  10110000101  
000111000100 
010000111100 
0 10010001100 
1 1 0 1 1 0 0 0 0 1 0 1  
110110011010 
010110001010 
000000010000 
168 
169 
170 
171 
172 
173 
174 
175 
176 
177 
178 
179 
180 
181 
1 8 2  
163 
184 
185 
186 
187 
188 
189 
190 
191 
202 
HALT 
JMP A3 
G2A CALL X 23 
ETM A 
JMP E3 
CALL XI 
CALL X8 
CALL X16 
WJMP 0S2 
JMP F3 
WJMP 0S2 
F3 DA (00) 
CALL X4 
CALL X12 
WJMP 0S2 
WJnP 0311 
£3 CALL X8 
CALL X16 
HALT 
JMP G3 
HALT 
G3 DA (00) 
CALL X4 
CALL X12 
000000000000 
100010001011 
010101110110 
000000010000 
100010111000 
0 10000000000 
010001011100 
0 10011001100 
1 10110000101 
100010110011 
110110000101 
000111000000 
010000111100 
0 10010001100 
110110000101 
"I ^"^"BIOIOOI 11 
010001011100 
0 10011001100 
000000000000 
100010111101 
000000000000 
000111000000 
010000111100 
010010001100 
192 
193 
194 
19b 
196 
197 
198 
199 
200 
201 
202 
203 
204 
205 
206 
207 
208 
209 
210 
2 1 1  
212 
213 
214 
21b 
203 
HALT 
WJMP 0S13 
B54A CALL X23 
ET m A 
HALT 
CALL XI 
HJHP 0S2 
B2A CALL X23 
ETH A 
JMP A4 
CALL XI 
CALL X26 
ETM A 
HALT 
CALL XB 
CALL X 16 
JMP B4 
JMP B4 
S02 
DA (11) 
CALL X4 
CALL XII 
CALL X33 
WJHP 0S14 
OOOOOOOOOOOO 
110110110011 
0 1 0 1 0 1 1 1 0 1 1 0  
000000010000 
oooooooooooo 
01000 0000000 
1 1 0 1 1 0 0 0 0 1 0 1  
010101110110 
000000010000 
100011011010 
010000000000 
010110010010 
000000010000 
oooooooooooo 
0 1 0 0 0 1 0 1 1 1 0 0  
010011001100 
100011011000 
1 0 0 0 1 1 0 1 1 0 0 0  
000111100010 
000111000100 
0 1 0 0 0 0 1 1 1 1 0 0  
010001111000 
0 10111010010 
110110110100 
216  
217 
218 
219 
220 
221 
222 
22J 
224 
22b 
226 
227 
228 
229 
2J0 
231 
232 
233 
234 
235 
236 
237 
238 
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B4 SU3 
WJHP 0S2 
A4 CALL X26 
ET M A 
HALT 
CALL X8 
CALL X16 
JMP C4 
JMP C4 
S02 
DA (11) 
CALL X4 
CALL XII 
CALL X33 
WJHP 0S15 
C4 SU3 
HJMP 0S6 
S5A CALL X23 
ET M A 
HALT 
CALL XI 
WJHP 0S2 
E234A CALL X23 
ET a A 
000111100100 
110110000101 
010110010010 
000000010000 
000000000000 
010001011100 
010011001100 
100011100111 
100011100111 
000111100010 
000111000100 
010000111100 
010001111000 
010111010010 
110110111101 
n n 41 4 41 4 rt 41 /\ ft i r v / v / l l  I B V # U I U U  
110110010011 
0 1 0 1 0 1 1 1 0 1 1 0  
000000010000 
000000000000 
010000000000 
1 1 0 1 1 0 0 0 0 1 0 1  
0 1 0 1 0 1 1 1 0 1 1 0  
000000010000 
240 
241 
242 
243 
244 
24b 
246 
247 
248 
249 
250 
251 
252 
253 
254 
255 
256 
257 
258 
259 
260 
261 
262 
263 
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JMP A5 
CALL XI 
CALL X25 
D5 ETH A 
ÏJMP 0S2 
CALL X5 
CALL X 14 
JMP B5 
CALL X6 
CALL X7 
CALL X16 
JMP C5 
JMP C5 
SU4 
DA (11) 
1 0 0 1 0 0 0 0 1 0 0 1  
010000000000  
0 1 0 1 1 0 0 0 1 0 1 0  
000000010000  
1  10110000101  
0 1 0 0 0 1 0 0 0 0 1 0  
0 1 0 0 1 1 0 0 0 0 0 0  
100100000011  
010001001110 
0 1 0 0 0 1 0 1 1 0 0 0  
010011001100 
100100000110 
100100000110 
000111100110 
000111000100 
CALL XII 
CALL X33 
HJHP 0S16 
B5 SUl 
CALL X17 
JMP D5 
C5 303 
CALL X 17 
0 1 0 0 0  1 1 1  1 0 0 0  
0 1 0 1 1 1 0 1 0 0 1 0  
1 1011 1000010 
0 0 0 1 1 1 1 0 0 0 0 0  
010011010110 
100011110011 
000111100100 
010011010110 
264 
265 
266 
267 
268 
269 
270 
271 
272 
273 
274 
275 
276 
277 
278 
279 
280 
281 
282 
283 
284 
285 
286 
287 
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JHP D5 
A5 CALL X25 
G5 ET M A 
WJHP 0S6 
CALL X5 
CALL X14 
JHP E5 
CALL X6 
CALL X7 
CALL X 16 
JHP F5 
JMP F5 
S04 
DA (11) 
CALL X4 
CALL xn 
CALL X33 
HJMP 0S17 
E5 SU1 
CALL X17 
JMP G5 
F 5 S03 
CALL X17 
JHP G5 
1 0 0 0 1 1 1 1 0 0 1 1  
0 1 0 1 1 0 0 0 1 0 1 0  
000000010000 
1 10110010011 
010001000010 
0 10011000000 
100100011010 
0 10001001110 
0 10001011000 
010011001100 
1 0 0 1 0 0 0 1 1 1 0 1  
1 0 0 1 0 0 0 1 1 1 0 1  
000111100110 
000111000100 
010000111100 
01000 in 1000 
U 10111010010 
110111001101 
0 0 0 1 1 1 1 0 0 0 0 0  
0 10011010110 
100100001010 
0 0 0 1 1 1 1 0 0 1 0 0  
0 1 0 0 1 1 0 1 0 1 1 0  
100100001010 
288 
289 
290 
291 
292 
293 
294 
295 
296 
297 
298 
299 
300 
301 
302 
303 
304 
305 
306 
307 
308 
309 
310 
311 
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E6a CALL X23 
ETH A 
JHP H5 
CALL XI 
CALL X25 
J5 ETH A 
BJMP OS20 
CALL X5 
CALL X15 
JMP 15 
SU5 
aJMP 0S18 
15 CALL X17 
JHP J5 
H5 CALL X25 
STÎÎ A 
HALT 
CALL X5 
CALL X15 
HALT 
SU5 
WJHP 0S19 
A2A CALL X23 
ETH A 
0 1 0 1 0 1 1 1 0 1 1 0  
000000010000 
100100101110 
010000000000 
0 101100010 10 
000000010000 
110111011101 
010001000010 
0 1001 1000110 
100100101100 
0 0 0 1 1 1 1 0 1 0 0 0  
1 1011 1010011 
0 1001 1010110 
100100100101 
010110001010 
000000010000 
000000000000 
0 10001000010 
0 1001 1000110 
000000000000 
000111101000  
110111011011 
010101110110  
000000010000 
J12 
313 
314 
315 
316 
317 
318 
319 
320 
321 
322 
323 
324 
325 
326 
327 
328 
329 
330 
331 
332 
333 
334 
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JMP A7 
C&LL XI 
CALL X26 
ETH A 
WJHP 0S2 
CALL X15 
JMP B7 
CALL X7 
CALL X16 
JMP C7 
JMP C7 
S02 
DA (11) 
CALL X4 
CALL XII 
C&LL X33 
WJHP 0S14 
B7 SOI 
WJHP 0S2 
C7 S03 
WJHP 0S2 
A7 CALL X26 
ETH A 
HALT 
1 0 0 1 0 1 0 0 1 1 0 1  
010000000000 
0 1 0 1 1 0 0 1 0 0 1 0  
000000010000 
1 1 0 1 1 0 0 0 0 1 0 1  
010011000110 
100101001001 
0 1 0 0 0 1 0 1 1 0 0 0  
010011001100 
100101001011  
1 0 0 1 0 1 0 0 1 0 1 1  
000111100010  
000111000100 
010000111100 
010001111000 
Q 10111010010 
110110110100 
000111100000 
110110000101 
0 0 0 1 1 1 1 0 0 1 0 0  
1 10110000101 
010110010010 
000000010000 
000000000000 
336 
337 
338 
339 
340 
341 
342 
343 
344 
34b 
346 
347 
348 
349 
3b0 
Jbl 
3b2 
3b3 
3b4 
35b 
356 
209 
CALL X15 
JMP D7 
CALL X7 
CALL X16 
JHP E7 
JMP E7 
S02 
DA (11) 
CALL X4 
CALL Xll 
CALL X33 
WJHP 0S15 
D7 sal 
SfJHP 0S6 
E7 SO 3 
HJHP 0S6 
A345A CALL X 23 
ETH A 
HALT 
CALL X 1 
iJHP 0S2 
XflIT CALL X27 
ETH B 
HALT 
0 1 0 0 1 1 0 0 0 1 1 0  
100101011100 
010001011000 
0 10011001100 
100101011110 
100101011110 
0 0 0 1 1 1 1 0 0 0 1 0  
0 0 0 1 1 1 0 0 0 1 0 0  
010000111100 
010001111000 
010111010010 
1 10110111101 
000111100000 
1 10110010011 
000111100100 
110110010011 
0 1 0 1 0 1 1 1 0 1 1 0  
000000010000 
000000000000 
010000000000 
110110000101 
0  1 0 1 1 0 1 0 0 1 0 0  
000000010010 
000000000000 
360 
361 
362 
363 
364 
365 
366 
367 
36a 
369 
370 
371 
372 
373 
374 
37b 
376 
377 
37b 
379 
380 
381 
382 
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CALL X3 
CLE DB 
MOVE 8 0 
CK1 
JHP LI 
CALL X24 
ET M A 
HALT 
CALL X 2 
HJHP OS2'4 
LI CALL X 24 
ETH A 
HALT 
CALL X2 
WJMP OS23 
ERRQE CALL X23 
ETH A 
HALT 
CALL XI 
CK AB 
JHP AB 
CALL X13 
JHP AS 
WJMP OS22 
010000100100  
000000100010 
001110000000  
0 0 0 1 1 1 1 1 0 0 0 0  
1 0 0 1 0 1 1 1 0 0 1 0  
010T10000010 
000000010000 
000000000000  
01000 0010010 
1  1 0 1 1  1 1 1 0 0 0 1  
010110000010 
000000010000 
000000000000 
0100000100 10 
110111101001 
01010 mono 
000000010000 
000000000000 
010000000000 
000111110100 
1 0 0 1 1 0 0 0 0 0 0 0  
0 10010100100 
1 0 0 1 1 0 0 0 0 0 0 0  
1 10111100100 
3bU 
38b 
386 
387 
388 
389 
390 
391 
392 
393 
394 
39b 
396 
397 
398 
399 
400 
401 
402 
403 
404 
40b 
40b 
407 
211 
AS WJHP 0S21 
051 OSC 82 
CALL X18g 
CALL X18b HT 
052 OSC 7 
CALL X9 
CALL X29 
CALL X19 
INT B 
CALL XIBa 
CALL X 18e HT 
053 OSC 8 
INC XMITC 
HALT 
054 OSC 80 
CALL X18d HT 
055 OSC 5 
CALL X18g HT 
056 OSC 6 
HALT 
057 OSC 81 
CALL X 18g 
CALL X18c HT 
1 10111011111 
O i l  100000100 
0101000111 10 
0 1 0 0 1 1 1 1 0 0 0 1  
011010000000 
01000 1100000 
0 1 0 1 1 0 1 1 0 1 1 0  
0 1 0 1 0 0 1 1 0 1 0 0  
000001010010 
010011100010 
010100001111 
011100000000  
000001000010 
000000000000 
0 1 1 1 0 0 0 0 0 0 0 1  
0 1 0 1 0 0 0 0 0 1 0 1  
011001000000 
010100011111 
0 11001000000 
000000000000 
oil 100000010 
010100011110 
010011111011 
408 
409 
410 
411 
412 
413 
414 
415 
416 
417 
418 
419 
420 
421 
422 
423 
424 
425 
426 
427 
428 
429 
430 
431 
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058 ose 81 
CALL X18c HT 
059 ose 7 
CALL X9 
CALL X29 
CALL X 19 
CALL X18g 
CALL X20 
INT B 
CALL X18a 
CALL X ISe HT 
OSIO CALL X18g 
CALL X20 
INT B 
HALT 
osn GSC 7 
CALL X9 
CALL X29 
CALL X19 
INT B 
CALL X18g 
CALL X18a 
CALL X IBe HT 
0S12 ose 7 
0 11100000010 
0 10011111011 
0  11010000000  
0 10001100000 
0 10110110110 
010100110100 
010100011110 
010100111100 
000001010010  
0100111000 10 
010100001111 
010100011110 
010100111100  
0000010100 10 
000000000000 
011010000000 
010001100000 
010110110110 
0 10100110100 
000001010010 
010100011110 
0 10011100010 
010100001111 
011010000000 
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OOOOOLLOOOLO 6X IlVD ZST; 
OOLLOOLLLOLO Z£I IIVO ISO 
OOOOOOOIOLLO L DSO 9 ISO OSf, 
000000000000 nVH 6t7t7 
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f.LZ 
456 
457 
458 
459 
460 
461 
462 
463 
464 
465 
466 
467 
468 
469 
470 
471 
472 
473 
474 
475 
476 
477 
478 
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C&LL X20 
INT B 
C&LL X 18a 
CALL X18e 
CALL X 18h HT 
0517 ose 64 
CALL X32 
CALL X18g 
CALL X20 
INT B 
CALL X18h HT 
0518 ose 7 
CALL X32 
CALL X9 
CALL X30 
CALL X19 
INT B 
CALL X18a 
CALL X 18e HT 
0519 ose 64 
CALL X32 HT 
0520 ose 8 
HALT 
0521 ose 3 
010100111100 
00000 1010010 
010011100010 
0 1 0 1 0 0 0 0 1 1 1 0  
0 1 0 1 0 0 1 0 1 1 0 1  
0 11001010000 
0 ion 1001100 
0 1010001 11 10 
0 1 0 1 0 0 1 1 1 1 0 0  
000001010010  
010100101101  
0 11010000000 
0 10111001100 
010001100000 
010110111100 
010100110100 
000001010010 
0 1001 1100010 
010100001111  
0  11001010000 
0 1011 1001101 
011100000000 
000000000000 
011000001000 
480 
481 
482 
483 
484 
485 
486 
487 
488 
489 
490 
491 
492 
493 
494 
495 
496 
497 
498 
499 
500 
501 
215 
CALL X9 
MOVE 4 6 
HOVE 3 5 
HALT 
0522 OSC 53 
CALL X9 
HOVE 4 6 
MOVE 3 5 
HALT 
0523 OSC 3 
CALL X9 
MOVE 4 6 
MOVE 35 
INC SBP 
CALL X 18f 
CALL XIBa 
CALL X18e HT 
0524 OSC 3 
CALL X9 
MOVE 46 
MOVE 3 5 
INC SBP 
CLR XMITC 
CALL XlSf 
010001100000  
001101000110 
0 0 1 1 0 0 1 1 0 1 0 1  
000000000000 
0 1 1 0 0 0 1 0 1 0 0 0  
010001100000 
001101000110 
001100110101 
000000000000 
0 1 1 0 0 0 0 0 1 0 0 0  
0 1 0 0 0 1 1 0 0 0 0 0  
0 0 1 1 0 1 0 0 0 1 1 0  
001100110101 
000001000000 
0 10100010110 
<J 1001 1100010 
0 1 0 1 0 0 0 0 1 1 1 1  
011000001000 
0 10001100000 
001101000110 
001100110101  
00000  1000000  
000000100100 
010100010110 
216 
504 CALL X18a 010011100010 
505 CALL Xl8e HT 010100001111 
506 OS25 JMP LOOP 100000011101 
507 
508 
509 
510 
511 
217 
Subroutines 
0 
1 
2 
3 
4 
5 
6 
7 
8 
9 
1 0  
11 
12 
13 
14 
15 
1 6  
17 
1 8  
19 
20 
2 1  
22 
218 
XI 
X2 
X3 
STORE 80 
STORE 81 
CLE DA 
STORE 82 
ADR A1 
STORE 90 
STORE 91 
STORE 92 
STORE 02 RTN 
STORE 80 
STORE 81 
MOVE 70 
STORE 82 
ADR A1 
STORE 90 
STORE 91 
HOVE 80 
STORE 92 RTN 
MOVE 01 
MOVE 80 
ADD A3 
STORE AO 
STORE A1 
MOVE 10 
0 0 0 1 0 1 0 0 0 0 0 0  
000101000010 
000000100000  
00010 1000100 
001010000010  
0 0 0 1 0 1 0 0 1 0 0 0  
000101001010  
000101001100 
000100000101  
0 0 0 1 0 1 0 0 0 0 0 0  
000101000010 
001101110000 
000101000100 
001010000010 
000101001000 
000101001010 
001110000000 
000101001101  
001100000001 
001110000000 
101000100000 
Ù >1010000 
0001Ù V.T100 10 
001100010000 
2H 
25 
26 
27 
28 
29 
iO 
J1 
32 
33 
34 
35 
36 
37 
38 
39 
10 
41 
42 
43 
44 
45 
46 
a-y 
219 
DA (11) 
STORE A2 
MOVE 80 
STORE 02 RTN 
ooon 1000100 
0(0101010100 
001110000000 
0 0 0 1 0 0 0 0 0 1 0 1  
X4 
X5 
ViPv 
X7 
X8 
STORE BO 
STORE B1 
STORE B2 RTN 
STORE FO 
STORE F1 
STORE F2 
STORE F3 
ADR A1 
STORE 22 RTN 
STORE CO 
STORE CI 
BDB 3 
MOVE 10 
STORE C2 RTN 
ADB A1 
STORE 12 RTN 
CLR DA 
STORE 12 RTN 
000101011000  
000101011010 
000101011101  
000101111000 
0 0 0 1 0 1 1 1 1 0 1 0  
0 0 0 1 0 1 1 1 1 1 0 0  
000101111110 
001010000010 
0 0 0 1 0 0 0 1 0 1 0 1  
0 0 0 1 0 1 1 0 0 0 0 0  
000101100010 
0 0 0 1 1 0 1 0 0 1 1 0  
001100010000 
0 0 0 1 0 1 1 0 0 1 0 1  
001010000010 
000100001101  
000000100000 
000100001101  
48 
49 
50 
51 
52 
53 
54 
55 
55 
57 
58 
59 
60 
61 
62 
63 
64 
65 
66 
67 
68 
69 
70 
71 
220 
X9 LOAD 02 000010000100 
LOAD 50 000010101000 
LOAD 51 000010101010 
SHIFT B 000000110010 
ADR A3 001000100010 
MOVE 01 001100000001 
ADR A1 001010000010 
HOVE 14 001100010100 
MOVE 03 001100000011 
RTN 000000000001 
XII 
X12 
LOAD 12 
LOAD 60 
LOAD 61 
SHIFT B 
ADR A3 
HOVE 01 
ADR A1 
HOVE 14 
MOVE 03 
RTN 
LOAD 12 
LOAD 60 
000010001100 
000010110000  
000010110010  
0 0 0 0 0 0 1 1 0 0 1 0  
001000100010  
0 0 1 1 0 0 0 0 0 0 0 1  
001010000010  
001100010100  
001100000011 
000000000001  
000010001100  
000010110000  
72 
73 
7n 
75 
76 
77 
78 
79 
80 
81 
82 
83 
84 
85 
86 
87 
88 
89 
90 
91 
92 
221 
LOAD 61 000010110010 
SHIFT B 000000110010 
ADfi A3 001000100010 
HOVE 01 001100000001 
ADR A1 001010000010 
HOVE 14 001100010100 
MOVE 0 3 001100000011 
BDB 3 000110100110 
ADR A2 00100 1000010 
CK1 RTN 000111110001 
LOAD 02 000010000100 
LOAD 50 000010101000 
LOAD 51 000010101010 
SHIFT B 000000110010 
ADR A3 001000100010 
MOVE 01 001100000001 
ADR A1 001010000010 
MOVE 14 001100010100 
MOVE 03 001100000011 
ADR A1 001010000010 
CROP RTN 000111110111 
96 
97 
98 
99 
1 0 0  
101 
102 
10J 
10U 
lUb 
106 
107 
1 0 8  
109 
110 
111 
1 1 2  
113 
114 
115 
116 
117 
118 
119 
222 
X14 
X15 
X16 
X17 
X18a 
CIR DB 
ÂDR A1 
CK 1 RTN 
BDB 3 
ADR ai 
CK 1 RTN 
LOAD 40 
LOAD 41 
LOAD 12 
ADR A3 
CK2 RTN 
LOAD FO 
LOAD F1 
LOAD F2 
LOAD F3 
MOVE 01 
ADD A4 RTN 
LOAD 80 
LOAD 81 
LOAD 82 
WRITE RTN 
000000100010 
001010000010 
000111110001 
000110100110 
001010000010  
000111110001  
0 0 0 0 1 0 1 0 0 0 0 0  
000010100010 
0 0 0 0 1 0 0 0 1 1 0 0  
001000100010 
0 0 0 1 1  m o o n  
000011111000  
000011111010 
0 0 0 0 1 1 1 1 1 1 0 0  
00001 111 1  1  10 
0 0 1 1 0 0 0 0 0 0 0 1  
001000010001 
000011000000  
000011000010  
000011000100 
000111010011 
120  
1 2 1  
122 
123 
12U 
125 
126 
127 
1 2 8  
129 
130 
131 
132 
133 
134 
135 
136 
137 
138 
139 
140 
141 
142 
143 
223 
X18b 
XIBc 
X18d 
X18f 
X18g 
LOAD 90 
LOAD 91 
LOAD 92 
DA (100) 
WRITE RTN 
LOAD 90 
LOAD 91 
LOAD 92 
DA (010) 
WRITE RTN 
LOAD 90 
LOAD 91 
LOAD 92 
DA (001) 
WRITE RTN 
LOAD 90 
LOAD 91 
LOAD 92 
WRITE RTN 
LOAD AO 
LOAD A1 
LOAD A2 
WRITE RTN 
LOAD BO 
0 0 0 0 1 1 0 0 1 0 0 0  
0 0 0 0 1 1 0 0 1 0 1 0  
000011001100 
0 0 0 1 1 1 0 0 0 1 1 0  
0 0 0 1 1 1 0 1 0 0 1 1  
000011001000 
000011001010  
000011001100 
000111001000  
000111010011 
000011001000 
00001 1001010 
000011001100 
000111001010 
000111010011 
000011001000 
00001  1001010  
000011001100 
000111010011 
000011010000 
000011010010 
000011010100 
000111010011 
000011011000 
144 
145 
146 
147 
148 
149 
150 
151 
152 
153 
154 
155 
156 
157 
158 
159 
160 
1 6 1  
162 
163 
164 
165 
166 
224 
LOAD B1 000011011010 
LOAD B2 000011011100 
HEITE RTN 000111010011 
X18h 
X19 
X20 
LOAD CO 
LOAD CI 
LOAD C2 
WRITE RTN 
LOAD 02 
HOVE 01 
DA (SC) 
STORE 32 RTN 
LOAD 12 
0 0 0 0 1 1 1 0 0 0 0 0  
00001 1  100010 
000011100100 
000111010011  
000010000100 
0 0 1 1 0 0 0 0 0 0 0 1  
000111001100 
0 0 0 1 0 0 0 1 1 1 0 1  
0 0 0 0 1 0 0 0 1 1 0 0  
X 2 l a  
X21b 
DA (DT) 
STORE 32 RTN 
CLE DA 
SHIFT A 
STORE 52 RTN 
CLE DA 
SHIFT A 
SHIFT A 
000111001110 
0 0 0 1 0 0 0 1 1 1 0 1  
0 0 0 0 0 0 1 0 0 0 0 0  
000000110000 
000100101101  
0 0 0 0 0 0 1 0 0 0 0 0  
000000110000 
000000110000 
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861  
661  
96 L 
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1761 
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ÇZZ 
192 
193 
194 
195 
196 
197 
198 
199 
200 
201 
202 
203 
204 
205 
206 
207 
208 
209 
2 1 0  
211 
212 
213 
214 
215 
226 
X24 
X25 
X26 
RTN 
LOAD 00 
LOAD 01 
LOAD 03 
CLE DB STN 
LOAD 10 
LOAD 11 
LOAD 13 
BDB 2 HTN 
LOAD 20 
LOAD 21 
LOAD 23 
BDB 2 RTN 
000000000001 
00001 0000000 
000010000010  
0 0 0 0 1 0 0 0 0 1 1 0  
000000100011 
000010001000  
000010001010  
000010001110 
0 0 0 1 1 0 1 0 0 1 0 1  
000010010000 
000010010010 
000010010110 
0 0 0 1 1 0 1 0 0 1 0 1  
X27 LOAD 30 000010011000 
LOAD 31 000010011010 
LOAD 33 RTN 000010011111 
X28 LOAD FO 00001 111 1000 
LOAD F1 000011111010 
LOAD F2 000011111100 
216 
2 1 7  
218 
2 1 9  
220 
221  
222 
2 2 3  
2 2 4  
2 2 5  
226 
2 2 7  
228  
2 2 9  
2 3 0  
2 3 1  
2 3 2  
2 3 3  
2 3 4  
2 3 5  
2 3 6  
2 3 7  
2 3 8  
227 
X 2 9  
X 3 0  
X31 
X 3 2  
X 3 3  
L O A D  F 3  
a O V E  0 1  
a r  N  
M O V E  9 0  
W R I T E  
S C V  5  8 T N  
M O V E  9 0  
W R I T E  
R C V  4  
A D D  A 1  
L O A D  2 2  
W R I T E  R T N  
S T O R E  D O  
S T O R E  D 1  R T N  
L O A D  2 2  
M O V E  0 2  
R T N  
M O V E  9 0  
W R I T E  
R C V  1 4  R T N  
0 0 0 0 1 1 1 1 1 1 1 0  
001100000001 
000000000001 
001110010000 
0 0 0 1 1 1 0 1 0 0 1 0  
000110001011  
0 0 1 1 1 0 0 1 0 0 0 0  
000111010010 
000110001000 
001010000000  
000010010100 
000111010011 
0 0 0 1 0 1 1 0 1 0 0 0  
0 0 0 1 0 1 1 0 1 0 1 1  
000010010100 
Q O n O O Q O O O l O  
000000000001 
001110010000 
000111010010 
000110011101 
2 4 0  
2 4 1  
2 4 2  
2 4 3  
2 4 4  
2 4 5  
2 4 6  
2 4 7  
2 4 8  
2 4 9  
2 5 0  
2 5 1  
2 5 2  
2 5 3  
2 5 4  
2 5 5  
228 
